- 您现在的位置：买卖IC网 > PDF目录9932 > IDT72285L10PF8 (IDT, Integrated Device Technology Inc)IC FIFO 65536X18 LP 10NS 64-TQFP PDF资料下载
参数资料
| 型号： | IDT72285L10PF8 |
| 厂商： | IDT, Integrated Device Technology Inc |
| 文件页数： | 3/25页 |
| 文件大小： | 0K |
| 描述： | IC FIFO 65536X18 LP 10NS 64-TQFP |
| 标准包装： | 750 |
| 系列： | 7200 |
| 功能： | 同步 |
| 存储容量： | 1.1M（65K x 18） |
| 访问时间： | 10ns |
| 电源电压： | 4.5 V ~ 5.5 V |
| 工作温度： | 0°C ~ 70°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 64-LQFP |
| 供应商设备封装： | 64-TQFP（14x14） |
| 包装： | 带卷 (TR) |
| 其它名称： | 72285L10PF8 |
11
COMMERCIALANDINDUSTRIAL
TEMPERATURERANGES
IDT72275/72285
CMOS SuperSync FIFO 32,768 x 18 and 65,536 x 18
SIGNAL DESCRIPTION
INPUTS:
DATA IN (D0 - D17)
Data inputs for 18-bit wide data.
CONTROLS:
MASTER RESET (MRS)
AMasterResetisaccomplishedwhenevertheMRSinputistakentoaLOW
state.Thisoperationsetstheinternalreadandwritepointerstothefirstlocation
of the RAM array. PAE will go LOW, PAF will go HIGH, and HF will go HIGH.
If FWFT is LOW during Master Reset then the IDT Standard mode, along
with EF and FF are selected. EF will go LOW and FF will go HIGH. If FWFT
is HIGH, then the First Word Fall Through mode (FWFT), along with IR and
OR, are selected. OR will go HIGH and IR will go LOW.
If LD is LOW during Master Reset, then PAE is assigned a threshold 127
words from the empty boundary and PAF is assigned a threshold 127 words
from the full boundary; 127 words corresponds to an offset value of 07FH.
FollowingMasterReset,parallelloadingoftheoffsetsispermitted,butnotserial
loading.
IfLDisHIGHduringMasterReset,thenPAEisassignedathreshold1,023
wordsfromtheemptyboundaryandPAFisassignedathreshold1,023words
from the full boundary; 1,023 words corresponds to an offset value of 3FFH.
FollowingMasterReset,serialloadingoftheoffsetsispermitted,butnotparallel
loading.
Parallelreadingoftheregistersisalwayspermitted.(Seesectiondescribing
the LD pin for further details.)
DuringaMasterReset,theoutputregisterisinitializedtoallzeroes.AMaster
Resetisrequiredafterpowerup,beforeawriteoperationcantakeplace.MRS
isasynchronous.
See Figure 5, Master Reset Timing, for the relevant timing diagram.
PARTIAL RESET (PRS)
APartialResetisaccomplishedwheneverthePRSinputistakentoaLOW
state. As in the case of the Master Reset, the internal read and write pointers
aresettothefirstlocationoftheRAMarray,PAEgoesLOW,PAFgoesHIGH,
and HF goes HIGH.
WhichevermodeisactiveatthetimeofPartialReset,IDTStandardmodeor
First Word Fall Through, that mode will remain selected. If the IDT Standard
modeisactive,thenFF willgoHIGHandEFwillgoLOW.IftheFirstWordFall
Through mode is active, then OR will go HIGH, and IR will go LOW.
Following Partial Reset, all values held in the offset registers remain
unchanged.Theprogrammingmethod(parallelorserial)currentlyactiveatthe
timeofPartialResetisalsoretained.Theoutputregisterisinitializedtoallzeroes.
PRS is asynchronous.
APartialResetisusefulforresettingthedeviceduringthecourseofoperation,
whenreprogrammingpartialflagoffsetsettingsmaynotbeconvenient.
See Figure 6, Partial Reset Timing, for the relevant timing diagram.
RETRANSMIT (RT)
The Retransmit operation allows data that has already been read to be
accessedagain.Therearetwostages:first,asetupprocedurethatresetsthe
read pointer to the first location of memory, then the actual retransmit, which
consists of reading out the memory contents, starting at the beginning of the
memory.
RetransmitsetupisinitiatedbyholdingRTLOWduringarisingRCLKedge.
REN and WEN must be HIGH before bringing RT LOW.
If IDT Standard mode is selected, the FIFO will mark the beginning of the
RetransmitsetupbysettingEFLOW.Thechangeinlevelwillonlybenoticeable
if EF was HIGH before setup. During this period, the internal read pointer is
initializedtothefirstlocationoftheRAMarray.
WhenEFgoesHIGH,Retransmitsetupiscompleteandreadoperationsmay
begin starting with the first location in memory. Since IDT Standard mode is
selected,everywordreadincludingthefirstwordfollowingRetransmitsetup
requires a LOW on REN to enable the rising edge of RCLK. See Figure 11,
Retransmit Timing (IDT Standard Mode), for the relevant timing diagram.
IfFWFTmodeisselected,theFIFOwillmarkthebeginningoftheRetransmit
setup by setting OR HIGH. During this period, the internal read pointer is set
to the first location of the RAM array.
When ORgoesLOW,Retransmitsetupiscomplete;atthesametime,the
contentsofthefirstlocationappearontheoutputs.SinceFWFTmodeisselected,
thefirstwordappearsontheoutputs,noLOWonRENisnecessary.Reading
all subsequent words requires a LOW on REN to enable the rising edge of
RCLK.SeeFigure12,RetransmitTiming(FWFTMode),fortherelevanttiming
diagram.
FIRST WORD FALL THROUGH/SERIAL IN (FWFT/SI)
This is a dual purpose pin. During Master Reset, the state of the FWFT/SI
inputdetermineswhetherthedevicewilloperateinIDTStandardmodeorFirst
Word Fall Through (FWFT) mode.
If,atthetimeofMasterReset,FWFT/SIisLOW,thenIDTStandardmodewill
beselected.ThismodeusestheEmptyFlag(EF)toindicatewhetherornotthere
areanywordspresentintheFIFOmemory.ItalsousestheFullFlagfunction
(FF)toindicatewhetherornottheFIFOmemoryhasanyfreespaceforwriting.
InIDTStandardmode,everywordreadfromtheFIFO,includingthefirst,must
be requested using the Read Enable (REN) and RCLK.
If, at the time of Master Reset, FWFT/SI is HIGH, then FWFT mode will be
selected.ThismodeusesOutputReady(OR)toindicatewhetherornotthere
is valid data at the data outputs (Qn). It also uses Input Ready (IR) to indicate
whether or not the FIFO memory has any free space for writing. In the FWFT
mode,thefirstwordwrittentoanemptyFIFOgoesdirectlytoQnafterthreeRCLK
rising edges, REN = LOW is not necessary. Subsequent words must be
accessed using the Read Enable (REN) and RCLK.
AfterMasterReset,FWFT/SIactsasaserialinputforloadingPAEandPAF
offsetsintotheprogrammableregisters.Theserialinputfunctioncanonlybe
usedwhentheserialloadingmethodhasbeenselectedduringMasterReset.
SerialprogrammingusingtheFWFT/SIpinfunctionsthesamewayinbothIDT
Standard and FWFT modes.
WRITE CLOCK (WCLK)
AwritecycleisinitiatedontherisingedgeoftheWCLKinput.Datasetupand
holdtimesmustbemetwithrespecttotheLOW-to-HIGHtransitionoftheWCLK.
ItispermissibletostoptheWCLK.NotethatwhileWCLKisidle,theFF/IR,PAF
andHFflagswillnotbeupdated.(NotethatWCLKisonlycapableofupdating
HF flag to LOW.) The Write and Read Clocks can either be independent or
coincident.
WRITE ENABLE (WEN)
WhentheWENinputisLOW,datamaybeloadedintotheFIFORAMarray
on the rising edge of every WCLK cycle if the device is not full. Data is stored
in the RAM array sequentially and independently of any ongoing read
operation.
WhenWENisHIGH,nonewdataiswrittenintheRAMarrayoneachWCLK
cycle.
相关PDF资料 |
PDF描述 |
|---|---|
| ICL3241ECBZ-T | IC 3DRVR/5RCVR RS232 3V 28-SOIC |
| V300B36M250BF | CONVERTER MOD DC/DC 36V 250W |
| IDT72815LB15BG | IC FIFO SYNC DUAL 512X18 121BGA |
| MS27467E15A5P | CONN PLUG 5POS STRAIGHT W/PINS |
| IDT72825LB25BG | IC FIFO SYNC DL 1024X18 121BGA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IDT72285L10PFG | 功能描述:IC FIFO 65536X18 10NS 64TQFP RoHS:是 类别:集成电路 (IC) >> 逻辑 - FIFO 系列:7200 标准包装:15 系列:74F 功能:异步 存储容量:256（64 x 4） 数据速率:- 访问时间:- 电源电压:4.5 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:通孔 封装/外壳:24-DIP（0.300"，7.62mm） 供应商设备封装:24-PDIP 包装:管件 其它名称:74F433 |
| IDT72285L10PFG8 | 制造商:Integrated Device Technology Inc 功能描述:IC FIFO 65536X18 LP 10NS 64-TQFP |
| IDT72285L10TF | 功能描述:IC FIFO SUPSYNC 65536X18 64QFP RoHS:否 类别:集成电路 (IC) >> 逻辑 - FIFO 系列:7200 标准包装:90 系列:74ABT 功能:同步，双端口 存储容量:4.6K（64 x 36 x2） 数据速率:67MHz 访问时间:- 电源电压:4.5 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:120-LQFP 裸露焊盘 供应商设备封装:120-HLQFP（14x14） 包装:托盘 产品目录页面:1005 (CN2011-ZH PDF) 其它名称:296-3984 |
| IDT72285L10TF8 | 功能描述:IC FIFO 65536X18 LP 10NS 64STQFP RoHS:否 类别:集成电路 (IC) >> 逻辑 - FIFO 系列:7200 标准包装:15 系列:74F 功能:异步 存储容量:256（64 x 4） 数据速率:- 访问时间:- 电源电压:4.5 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:通孔 封装/外壳:24-DIP（0.300"，7.62mm） 供应商设备封装:24-PDIP 包装:管件 其它名称:74F433 |
| IDT72285L10TFG | 功能描述:IC FIFO 65536X18 LP 10NS 64STQFP RoHS:是 类别:集成电路 (IC) >> 逻辑 - FIFO 系列:7200 标准包装:15 系列:74F 功能:异步 存储容量:256（64 x 4） 数据速率:- 访问时间:- 电源电压:4.5 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:通孔 封装/外壳:24-DIP（0.300"，7.62mm） 供应商设备封装:24-PDIP 包装:管件 其它名称:74F433 |
发布紧急采购，3分钟左右您将得到回复。