- 您现在的位置：买卖IC网 > PDF目录10009 > IDT72V3611L20PQF (IDT, Integrated Device Technology Inc)IC FIFO SYNC 64X36 20NS 132-PQFP PDF资料下载
参数资料
| 型号： | IDT72V3611L20PQF |
| 厂商： | IDT, Integrated Device Technology Inc |
| 文件页数： | 3/19页 |
| 文件大小： | 0K |
| 描述： | IC FIFO SYNC 64X36 20NS 132-PQFP |
| 标准包装： | 36 |
| 系列： | 72V |
| 功能： | 同步 |
| 存储容量： | 2.3K（64 x 36） |
| 数据速率： | 50MHz |
| 访问时间： | 20ns |
| 电源电压： | 3 V ~ 3.6 V |
| 工作温度： | 0°C ~ 70°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 132-BQFP 缓冲式 |
| 供应商设备封装： | 132-PQFP（24.13x24.13） |
| 包装： | 托盘 |
| 其它名称： | 72V3611L20PQF |
11
IDT72V3611 3.3V, CMOS SyncFIFOTM
64 x 36
COMMERCIALTEMPERATURERANGE
is LOW and from the mail1 register when MBB is HIGH. Mail2 data is always
presentontheport-Adata(A0-A35)outputswhentheyareactive. TheMail1
RegisterFlag(MBF1)issetHIGHbyaLOW-to-HIGHtransitiononCLKBwhen
aport-BreadisselectedbyCSB,W/RB,andENBwithMBBHIGH. TheMail2
RegisterFlag(MBF2)issetHIGHbyaLOW-to-HIGHtransitiononCLKAwhen
aport-AreadisselectedbyCSA,W/RA,andENAwithMBAHIGH. Thedata
inamailregisterremainsintactafteritisreadandchangesonlywhennewdata
iswrittentotheregister. Forrelevantmailregisterandmailregisterflagtiming
diagrams, see Figure 9 and Figure 10.
PARITY CHECKING
The port-A (A0-A35) inputs and port-B (B0-B35) inputs each have four
paritytreestochecktheparityofincoming(oroutgoing)data. Aparityfailure
on one or more bytes of the input bus is reported by a LOW level on the port
ParityErrorFlag(PEFA,PEFB). Oddorevenparitycheckingcanbeselected,
and the Parity Error Flags can be ignored if this feature is not desired.
ParitystatusischeckedoneachinputbusaccordingtotheleveloftheOdd/
Even parity (ODD/EVEN) select input. A parity error on one or more bytes
ofaportisreportedbyaLOWlevelonthecorrespondingportParityErrorFlag
(PEFA, PEFB) output. Port-A bytes are arranged as A0-A8, A9-A17, A18-
A26, and A27-A35, and port-B bytes are arranged as B0-B8, B9-B17, B18-
B26,andB27-B35. WhenOdd/Evenparityisselected,aportParityErrorFlag
(PEFA,PEFB)isLOWifanybyteontheporthasanodd/evennumberofLOW
levelsappliedtoitsbits.
The four parity trees used to check the A0-A35 inputs are shared by the
mail2 register when parity generation is selected for port-A reads
(PGA=HIGH). Whenport-Areadfromthemail2registerwithparitygeneration
is selected with CSA LOW, ENA HIGH, W/RA LOW, MBA HIGH, and PGA
HIGH,theport-AParityErrorFlag(PEFA)isheldHIGHregardlessofthelevels
appliedtotheA0-A35inputs. Likewise,theparitytreesusedtochecktheB0-
B35inputsaresharedbythemail1registerwhenparitygenerationisselected
forport-Breads(PGB=HIGH). Whenaport-Breadfromthemail1registerwith
parity generation is selected with CSB LOW, ENB HIGH, W/RB LOW, MBB
HIGH, and PGB HIGH, the port-B Parity Error Flag (PEFB) is held HIGH
regardless of the levels applied to the B0-B35 inputs.
PARITYGENERATION
A HIGH level on the port-A Parity Generate select (PGA) or port-B Parity
Generate select (PGB) enables the IDT72V3611 to generate parity bits for
portreadsfromaFIFOormailboxregister. Port-AbytesarearrangedasA0-
A8,A9-A17,A18-A26,andA27-A35,withthemostsignificantbitofeachbyte
usedastheparitybit. Port-BbytesarearrangedasB0-B8,B9-B17,B18-B26,
andB27-B35,withthemostsignificantbitofeachbyteusedastheparitybit. A
write to a FIFO or mail register stores the levels applied to all thirty-six inputs
regardlessofthestateoftheParityGenerateselect(PGA,PGB)inputs. When
dataisreadfromaportwithparitygenerationselected,thelowereightbitsof
eachbyteareusedtogenerateaparitybitaccordingtothelevelontheODD/
EVENselect. Thegeneratedparitybitsaresubstitutedforthelevelsoriginally
written to the most significant bits of each byte as the word is read to the data
outputs.
ParitybitsforFIFOdataaregeneratedafterthedataisreadfromtheFIFO
RAMandbeforethedataiswrittentotheoutputregister. Therefore,theport-
B Parity Generate select (PGB) and ODD/EVEN have setup and hold time
constraints to the port-B clock (CLKB) for a rising edge of CLKB used to read
a new word to the FIFO output register.
Thecircuitusedtogenerateparityforthemail1dataissharedbytheport-
B bus (B0-B35) to check parity and the circuit used to generate parity for the
mail2 data is shared by the port-A bus (A0-A35) to check parity. The shared
paritytreesofaportareusedtogenerateparitybitsforthedatainamailregister
whentheportWrite/Readselect(W/RA,W/RB)inputisLOW,theportMailselect
(MBA, MBB) input is HIGH, Chip Select (CSA, CSB) is LOW, Enable (ENA,
ENB) is HIGH, and the port Parity Generate select (PGA, PGB) is HIGH.
Generating parity for mail register data does not change the contents of the
register (see Figure 13 and Figure 14).
相关PDF资料 |
PDF描述 |
|---|---|
| VI-263-IW-F4 | CONVERTER MOD DC/DC 24V 100W |
| IDT72V3614L20PF | IC FIFO 64X36X2 20NS 120QFP |
| VI-263-IW-F3 | CONVERTER MOD DC/DC 24V 100W |
| VE-26M-IU-F3 | CONVERTER MOD DC/DC 10V 200W |
| IDT72V3613L20PF | IC FIFO CLOCK 64X36 20NS 120TQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IDT72V3612L12PF | 功能描述:IC FIFO 64X36X2 12NS 120QFP RoHS:否 类别:集成电路 (IC) >> 逻辑 - FIFO 系列:72V 标准包装:90 系列:7200 功能:同步 存储容量:288K（16K x 18） 数据速率:100MHz 访问时间:10ns 电源电压:4.5 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:64-LQFP 供应商设备封装:64-TQFP（14x14） 包装:托盘 其它名称:72271LA10PF |
| IDT72V3612L12PF8 | 功能描述:IC FIFO 64X36X2 12NS 120QFP RoHS:否 类别:集成电路 (IC) >> 逻辑 - FIFO 系列:72V 标准包装:90 系列:7200 功能:同步 存储容量:288K（16K x 18） 数据速率:100MHz 访问时间:10ns 电源电压:4.5 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:64-LQFP 供应商设备封装:64-TQFP（14x14） 包装:托盘 其它名称:72271LA10PF |
| IDT72V3612L12PFG | 功能描述:IC FIFO 64X36X2 12NS 120QFP RoHS:是 类别:集成电路 (IC) >> 逻辑 - FIFO 系列:72V 标准包装:90 系列:7200 功能:同步 存储容量:288K（16K x 18） 数据速率:100MHz 访问时间:10ns 电源电压:4.5 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:64-LQFP 供应商设备封装:64-TQFP（14x14） 包装:托盘 其它名称:72271LA10PF |
| IDT72V3612L12PQF | 功能描述:IC FIFO 64X36X2 12NS 132QFP RoHS:否 类别:集成电路 (IC) >> 逻辑 - FIFO 系列:72V 标准包装:90 系列:7200 功能:同步 存储容量:288K（16K x 18） 数据速率:100MHz 访问时间:10ns 电源电压:4.5 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:64-LQFP 供应商设备封装:64-TQFP（14x14） 包装:托盘 其它名称:72271LA10PF |
| IDT72V3612L15PF | 功能描述:IC FIFO 64X36X2 15NS 120QFP RoHS:否 类别:集成电路 (IC) >> 逻辑 - FIFO 系列:72V 标准包装:90 系列:7200 功能:同步 存储容量:288K（16K x 18） 数据速率:100MHz 访问时间:10ns 电源电压:4.5 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:64-LQFP 供应商设备封装:64-TQFP（14x14） 包装:托盘 其它名称:72271LA10PF |
发布紧急采购，3分钟左右您将得到回复。