收藏本站
参数资料
型号： IDT72V51453L6BB
厂商： IDT, Integrated Device Technology Inc
文件页数： 16/50页
文件大小： 0K
描述： IC FLOW CTRL MULTI QUEUE 256-BGA
标准包装： 1
类型： 多队列流量控制
安装类型： 表面贴装
封装/外壳： 256-BBGA
供应商设备封装： 256-BGA（17x17）
包装： 托盘
其它名称： 72V51453L6BB
23
IDT72V51433/72V51443/72V51453 3.3V, MULTI-QUEUE FLOW-CONTROL DEVICES
(16 QUEUES) 18 BIT WIDE CONFIGURATION 589,824, 1,179,648 and 2,359,296 bits
COMMERCIAL AND INDUSTRIAL
TEMPERATURE RANGES
TABLE 4 — FLAG OPERATION BOUNDARIES & TIMING (CONTINUED)
NOTE:
n = Almost Empty Offset value.
Default values: if DF is LOW at Master Reset then n = 8
if DF is HIGH at Master Reset then n = 128
PAEn Timing
Assertion:
Read Operation to
PAEn LOW: 2 RCLK* + tPAE
De-assertion: Write to
PAEn HIGH: tSKEW3 + RCLK* + tPAE
If tSKEW3 is violated there may be 1 added clock: tSKEW3 + 2 RCLK* + tPAE
* If a queue switch is occurring on the read port at the point of flag assertion or de-assertion
there may be one additional RCLK clock cycle delay.
Programmable Almost Empty Flag Bus,
PAEn Boundary
I/O Set-Up
PAEn Boundary Condition
In18 to out18 or In9 to out9
PAEn Goes HIGH after
(Both ports selected for same queue when the 1st
n+2 Writes
Word is written in until the boundary is reached)
(see note below for timing)
In18 to out18 or In9 to out9
PAEn Goes HIGH after
(Write port only selected for same queue when the n+1 Writes
1st Word is written in until the boundary is reached) (see note below for timing)
In18 to out9
PAEn Goes HIGH after n+1
Writes (see below for timing)
In9 to out18
PAEn Goes HIGH after
(Both ports selected for same queue when the 1st
([n+2] x 2) Writes
Word is written in until the boundary is reached)
(see note below for timing)
In9 to out18
PAEn Goes HIGH after
(Write port only selected for same queue when the ([n+1] x 2) Writes
1st Word is written in until the boundary is reached) (see note below for timing)
Programmable Almost Full Flag,
PAF & PAFn Bus Boundary
I/O Set-Up
PAF & PAFn Boundary
In18 to out18 or In9 to out9
PAF/PAFn Goes LOW after
(Both ports selected for same queue when the 1st
D+1-m Writes
Word is written in until the boundary is reached)
(see note below for timing)
In18 to out18 or In9 to out9
PAF/PAFn Goes LOW after
(Write port only selected for same queue when the D-m Writes
1st Word is written in until the boundary is reached) (see note below for timing)
In18 to out9
PAF/PAFn Goes LOW after
D-mWrites(seebelowfortiming)
In9 to out18
PAF/PAFn Goes LOW after
([D+1-m] x 2) Writes
(see note below for timing)
NOTE:
D = Queue Depth
m = Almost Full Offset value.
Default values:
if DF is LOW at Master Reset then m = 8
if DF is HIGH at Master Reset then m= 128
PAF Timing
Assertion:
Write Operation to
PAF LOW: 2 WCLK + tWAF
De-assertion: Read to
PAF HIGH: tSKEW2 + WCLK + tWAF
If tSKEW2 is violated there may be 1 added clock: tSKEW2 + 2 WCLK + tWAF
PAFn Timing
Assertion:
Write Operation to
PAFn LOW: 2 WCLK* + tPAF
De-assertion: Read to
PAFn HIGH: tSKEW3 + WCLK* + tPAF
If tSKEW3 is violated there may be 1 added clock: tSKEW3 + 2 WCLK* + tPAF
* If a queue switch is occurring on the write port at the point of flag assertion or de-assertion
there may be one additional WCLK clock cycle delay.
NOTE:
n = Almost Empty Offset value.
Default values:
if DF is LOW at Master Reset then n = 8
if DF is HIGH at Master Reset then n = 128
PAE Timing
Assertion:
Read Operation to
PAE LOW: 2 RCLK + tRAE
De-assertion: Write to
PAE HIGH: tSKEW2 + RCLK + tRAE
If tSKEW2 is violated there may be 1 added clock: tSKEW2 + 2 RCLK + tRAE
Programmable Almost Empty Flag,
PAE Boundary
I/O Set-Up
PAE Assertion
In18 to out18 or In9 to out9
PAE Goes HIGH after n+2
(Both ports selected for same queue when the 1st
Writes
Word is written in until the boundary is reached)
(see note below for timing)
In18 to out9
PAE Goes HIGH after n+1
(Both ports selected for same queue when the 1st
Writes
Word is written in until the boundary is reached)
(see note below for timing)
In9 to out18
PAE Goes HIGH after
(Both ports selected for same queue when the 1st
([n+2] x 2) Writes
Word is written in until the boundary is reached)
(see note below for timing)
相关PDF资料
PDF描述
IDT77V500S25PF8 IC SW MEMORY 8X8 1.2BGPS 100TQFP
IDT88P8341BHGI IC SPI3-SPI4 EXCHANGE 820-PBGA
LFEC15E-4FN484C IC FPGA 10.2KLUTS 288I/O 484-BGA
IDT72V51446L7-5BBI IC FLOW CTRL MULTI QUEUE 256-BGA
LFEC15E-4F484C IC FPGA 10.2KLUTS 288I/O 484-BGA
相关代理商/技术参数
参数描述
IDT72V51453L6BB8 功能描述:IC FLOW CTRL MULTI QUEUE 256-BGA RoHS:否 类别:集成电路 (IC) >> 专用 IC 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- 类型:调帧器 应用:数据传输 安装类型:表面贴装 封装/外壳:400-BBGA 供应商设备封装:400-PBGA（27x27） 包装:散装
IDT72V51453L7-5BB 功能描述:IC FLOW CTRL MULTI QUEUE 256-BGA RoHS:否 类别:集成电路 (IC) >> 专用 IC 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- 类型:调帧器 应用:数据传输 安装类型:表面贴装 封装/外壳:400-BBGA 供应商设备封装:400-PBGA（27x27） 包装:散装
IDT72V51453L7-5BB8 功能描述:IC FLOW CTRL MULTI QUEUE 256-BGA RoHS:否 类别:集成电路 (IC) >> 专用 IC 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- 类型:调帧器 应用:数据传输 安装类型:表面贴装 封装/外壳:400-BBGA 供应商设备封装:400-PBGA（27x27） 包装:散装
IDT72V51453L7-5BBI 功能描述:IC FLOW CTRL MULTI QUEUE 256-BGA RoHS:否 类别:集成电路 (IC) >> 专用 IC 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- 类型:调帧器 应用:数据传输 安装类型:表面贴装 封装/外壳:400-BBGA 供应商设备封装:400-PBGA（27x27） 包装:散装
IDT72V51456L6BB 功能描述:IC FLOW CTRL MULTI QUEUE 256-BGA RoHS:否 类别:集成电路 (IC) >> 专用 IC 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- 类型:调帧器 应用:数据传输 安装类型:表面贴装 封装/外壳:400-BBGA 供应商设备封装:400-PBGA（27x27） 包装:散装
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*