- 您现在的位置：买卖IC网 > PDF目录10037 > IDT72V815L15PF8 (IDT, Integrated Device Technology Inc)IC FIFO SYNC 512X18 15NS 128QFP PDF资料下载
参数资料
| 型号： | IDT72V815L15PF8 |
| 厂商： | IDT, Integrated Device Technology Inc |
| 文件页数： | 26/26页 |
| 文件大小： | 0K |
| 描述： | IC FIFO SYNC 512X18 15NS 128QFP |
| 标准包装： | 1,000 |
| 系列： | 72V |
| 功能： | 异步，同步 |
| 存储容量： | 9.2K（512 x 18） |
| 数据速率： | 67MHz |
| 访问时间： | 15ns |
| 电源电压： | 3 V ~ 3.6 V |
| 工作温度： | 0°C ~ 70°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 128-LQFP |
| 供应商设备封装： | 128-TQFP（14x20） |
| 包装： | 带卷 (TR) |
| 其它名称： | 72V815L15PF8 |
IDT72V805/72V815/72V825/72V835/72V845
3.3 V CMOS DUAL SyncFIFO 256 x 18, 512 x 18, 1,024 x 18, 4,096 x 18
COMMERCIAL AND INDUSTRIAL
TEMPERATURE RANGES
9
FEBRUARY 11, 2009
NOTE:
1. The same selection sequence applies to reading from the registers.
REN is enabled and
read is performed on the LOW-to-HIGH transition of RCLK.
EMPTY OFFSET REGISTER
17
11
0
001FH (IDT72V805) 003FH (IDT72V815):
007FH (IDT72V825/72V835/72V845)
FULL OFFSET REGISTER
17
11
0
DEFAULT VALUE
001FH (IDT72V805) 003FH (IDT72V815):
007FH (IDT72V825/72V835/72V845)
4295 drw 04
NOTE:
1. Any bits of the offset register not being programmed should be set to zero.
SIGNAL DESCRIPTIONS
INPUTS:
DATA IN (D0 - D17)
Data inputs for 18-bit wide data.
CONTROLS:
RESET (
RSA/RSB)
Reset is accomplished whenever the Reset (
RSA/RSB) input is taken to
a LOW state. During reset, both internal read and write pointers are set to
the first location. A reset is required after power-up before a write operation
can take place. The Half-Full flag (
HFA/HFB) and Programmable Almost-
Full flag (
PAFA/PAFB) will be reset to HIGH after tRSF. The Programmable
Almost-Empty flag (
PAEA/PAEB) will be reset to LOW after tRSF. The Full
Flag (
FFA/FFB) will reset to HIGH. The Empty Flag (EFA/EFB) will reset
to LOW in IDT Standard mode but will reset to HIGH in FWFT mode. During
reset, the output register is initialized to all zeros and the offset registers
are initialized to their default values.
WRITE CLOCK (WCLKA/WCLKB)
A write cycle is initiated on the LOW-to-HIGH transition of the Write
Clock (WCLKA/WCLKB). Data setup and hold times must be met with
respect to the LOW-to-HIGH transition of WCLK.
The Write and Read Clocks can be asynchronous or coincident.
WRITE ENABLE (
WENA/WENB)
When the
WENA/WENB input is LOW, data may be loaded into the
FIFO RAM array on the rising edge of every WCLK cycle if the device is not
full. Data is stored in the RAM array sequentially and independently of any
ongoing read operation.
When
WEN is HIGH, no new data is written in the RAM array on each
WCLK cycle.
To prevent data overflow in the IDT Standard Mode,
FF will go LOW,
inhibiting further write operations. Upon the completion of a valid read
cycle,
FF will go HIGH allowing a write to occur. The FF flag is updated on
the rising edge of WCLK.
To prevent data overflow in the FWFT mode, Input Ready (
IRA,IRB) will
go HIGH, inhibiting further write operations. Upon the completion of a valid
read cycle,
IR will go LOW allowing a write to occur. The IR flag is updated
on the rising edge of WCLK.
WEN is ignored when the FIFO is full in either FWFT or IDT Standard
mode.
READ CLOCK (RCLKA/RCLKB)
Data can be read on the outputs on the LOW-to-HIGH transition of the
Read Clock (RCLKA/RCLKB), when Output Enable (
OEA/OEB) is set
LOW.
The Write and Read Clocks can be asynchronous or coincident.
READ ENABLE (
RENA/RENB)
When Read Enable (
RENA/RENB) is LOW, data is loaded from the RAM
array into the output register on the rising edge of every RCLK cycle if the
device is not empty.
When the
REN input is HIGH, the output register holds the previous data
and no new data is loaded into the output register. The data outputs Q0-
Qn maintain the previous data value.
Figure 2. Writing to Offset Registers
Figure 3. Offset Register Location and Default Values
In the IDT Standard mode, every word accessed at Qn, including the first
word written to an empty FIFO, must be requested using
REN. When the
last word has been read from the FIFO, the Empty Flag (
EFA/EFB) will go
LOW, inhibiting further read operations.
REN is ignored when the FIFO is
empty. Once a write is performed,
EF will go HIGH allowing a read to occur.
The
EF flag is updated on the rising edge of RCLK.
In the FWFT mode, the first word written to an empty FIFO automatically
goes to the outputs Qn, on the third valid LOW to HIGH transition of RCLK
+ tSKEW after the first write.
REN does not need to be asserted LOW. In
order to access all other words, a read must be executed using
REN. The
RCLK LOW to HIGH transition after the last word has been read from the
FIFO, Output Ready (
ORA/ORB) will go HIGH with a true read (RCLK with
REN = LOW), inhibiting further read operations. REN is ignored when the
FIFO is empty.
LD
WEN
WCLK
Selection
0
Writing to offset registers:
Empty Offset
Full Offset
0
1
No Operation
1
0
Write Into FIFO
1
No Operation
相关PDF资料 |
PDF描述 |
|---|---|
| IDT72815LB15PF8 | IC FIFO SYNC DUAL 512X18 128TQFP |
| VI-BNR-IV-F3 | CONVERTER MOD DC/DC 7.5V 150W |
| VI-B5Z-MY | CONVERTER MOD DC/DC 2V 20W |
| VI-BNR-IV-F2 | CONVERTER MOD DC/DC 7.5V 150W |
| MS27467T21A35P | CONN PLUG 79POS STRAIGHT W/PINS |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IDT72V815L15PFI | 功能描述:IC FIFO SYNC 512X18 15NS 128QFP RoHS:否 类别:集成电路 (IC) >> 逻辑 - FIFO 系列:72V 标准包装:90 系列:7200 功能:同步 存储容量:288K（16K x 18） 数据速率:100MHz 访问时间:10ns 电源电压:4.5 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:64-LQFP 供应商设备封装:64-TQFP（14x14） 包装:托盘 其它名称:72271LA10PF |
| IDT72V815L15PFI8 | 功能描述:IC FIFO SYNC 512X18 15NS 128QFP RoHS:否 类别:集成电路 (IC) >> 逻辑 - FIFO 系列:72V 标准包装:90 系列:7200 功能:同步 存储容量:288K（16K x 18） 数据速率:100MHz 访问时间:10ns 电源电压:4.5 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:64-LQFP 供应商设备封装:64-TQFP（14x14） 包装:托盘 其它名称:72271LA10PF |
| IDT72V815L20PF | 功能描述:IC FIFO SYNC 512X18 20NS 128QFP RoHS:否 类别:集成电路 (IC) >> 逻辑 - FIFO 系列:72V 标准包装:90 系列:7200 功能:同步 存储容量:288K（16K x 18） 数据速率:100MHz 访问时间:10ns 电源电压:4.5 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:64-LQFP 供应商设备封装:64-TQFP（14x14） 包装:托盘 其它名称:72271LA10PF |
| IDT72V815L20PF8 | 功能描述:IC FIFO SYNC 512X18 20NS 128QFP RoHS:否 类别:集成电路 (IC) >> 逻辑 - FIFO 系列:72V 标准包装:90 系列:7200 功能:同步 存储容量:288K（16K x 18） 数据速率:100MHz 访问时间:10ns 电源电压:4.5 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:64-LQFP 供应商设备封装:64-TQFP（14x14） 包装:托盘 其它名称:72271LA10PF |
| IDT72V81L15PA | 功能描述:IC FIFO ASYNCH 512X9 56TSSOP RoHS:否 类别:集成电路 (IC) >> 逻辑 - FIFO 系列:72V 标准包装:80 系列:7200 功能:同步 存储容量:18.4K（1K x 18） 数据速率:- 访问时间:10ns 电源电压:4.5 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:64-LQFP 供应商设备封装:64-TQFP（10x10） 包装:托盘 其它名称:72225LB10TF |
发布紧急采购，3分钟左右您将得到回复。