参数资料
型号: IDT74FCT388915TEJG8
厂商: INTEGRATED DEVICE TECHNOLOGY INC
元件分类: 时钟及定时
英文描述: FCT SERIES, PLL BASED CLOCK DRIVER, 7 TRUE OUTPUT(S), 1 INVERTED OUTPUT(S), PQCC28
封装: PLASTIC, LCC-28
文件页数: 1/10页
文件大小: 119K
代理商: IDT74FCT388915TEJG8
COMMERCIALTEMPERATURERANGE
IDT74FCT388915T
3.3V LOW SKEW PLL-BASED CMOS CLOCK DRIVER (3-STATE)
1
AUGUST 2004
COMMERCIAL TEMPERATURE RANGE
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
2004 Integrated Device Technology, Inc.
DSC-4243/7
FEATURES:
0.5 MICRON CMOS Technology
Input frequency range: 10MHz – f2Q Max. spec
(FREQ_SEL = HIGH)
Max. output frequency: 150MHz
Pin and function compatible with FCT88915T, MC88915T
5 non-inverting outputs, one inverting output, one 2x output,
one ÷2 output; all outputs are TTL-compatible
3-State outputs
Duty cycle distortion < 500ps (max.)
32/–16mA drive at CMOS output voltage levels
VCC = 3.3V ± 0.3V
Inputs can be driven by 3.3V or 5V components
Available in 28 pin PLCC and SSOP packages
FUNCTIONAL BLOCK DIAGRAM
IDT74FCT388915T
70/100/133/150
3.3V LOW SKEW PLL-BASED
CMOS CLOCK DRIVER
(WITH 3-STATE)
DESCRIPTION:
The FCT388915T uses phase-lock loop technology to lock the fre-
quency and phase of outputs to the input reference clock. It provides low
skew clock distribution for high performance PCs and workstations. One of
the outputs is fed back to the PLL at the FEEDBACK input resulting in
essentially zero delay across the device. The PLL consists of the phase/
frequency detector, charge pump, loop filter and VCO. The VCO is
designed for a 2Q operating frequency range of 40MHz to f2Q Max.
The FCT388915T provides 8 outputs, the
Q5 output is inverted from the
Q outputs. The 2Q runs at twice the Q frequency and Q/2 runs at half the
Q frequency.
The FREQ_SEL control provides an additional ÷ 2 option in the output
path. PLL _EN allows bypassing of the PLL, which is useful in static test
modes. When PLL_EN is low, SYNC input may be used as a test clock. In
this test mode, the input frequency is not limited to the specified range and
the polarity of outputs is complementary to that in normal operation (PLL_EN
= 1). The LOCK output attains logic HIGH when the PLL is in steady-state
phase and frequency lock. When OE/
RST is low, all the outputs are put in
high impedance state and registers at Q,
Q and Q/2 outputs are reset.
The FCT388915T requires one external loop filter component as
recommended in Figure 3.
Phase/Freq.
Detector
M
u
x
0
1
SYNC (0)
FEED BAC K
SYNC (1)
REF_SEL
PLL_EN
Mux
01
Divide
-By-2
(
÷1)
(
÷2)
1
0
M
u
x
Charge Pum p
Voltage
Controlled
Oscilator
OE/RST
FREQ_SEL
2Q
Q0
Q1
Q2
Q3
Q4
Q5
Q/2
R
D
Q
CP
Q
LF
LOCK
R
D
Q
CP
R
D
Q
CP
R
D
Q
CP
R
D
Q
CP
R
D
Q
CP
R
D
Q
CP
相关PDF资料
PDF描述
IDT74FCT388915TBJG8 FCT SERIES, PLL BASED CLOCK DRIVER, 7 TRUE OUTPUT(S), 1 INVERTED OUTPUT(S), PQCC28
IDT74FCT399TSO FCT SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO16
IDT74FCT399CTP FCT SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDIP16
IDT74FCT399ATL FCT SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, CQCC20
IDT54FCT399ATEB FCT SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, CDFP16
相关代理商/技术参数
参数描述
IDT74FCT399P 制造商:Integrated Device Technology Inc 功能描述:
IDT74FCT521AP 制造商:Integrated Device Technology Inc 功能描述:
IDT74FCT521ASO 制造商:Integrated Device Technology Inc 功能描述:IDENTITY COMPARATOR, 20 Pin, Plastic, SOP
IDT74FCT521ATPYG 功能描述:IC COMPARATOR IDENTITY 8B 20SSOP RoHS:是 类别:集成电路 (IC) >> 逻辑 - 比较器 系列:74FCT 标准包装:1 系列:4000B 类型:幅值比较器 位数:4 输出:高有效 输出功能:A<B,A=B,A>B 电源电压:3 V ~ 18 V 输出电流高,低:4.2mA,4.2mA 额定电压和最大 CL 时的最大传播延迟:350ns @ 15V,50pF 电流 - 静态:100µA 工作温度:-55°C ~ 125°C 封装/外壳:16-SOIC(0.209",5.30mm 宽) 安装类型:表面贴装 包装:剪切带 (CT) 其它名称:296-14121-1
IDT74FCT521ATPYG8 功能描述:IC COMPARATOR IDENTITY 8B 20SSOP RoHS:是 类别:集成电路 (IC) >> 逻辑 - 比较器 系列:74FCT 标准包装:1 系列:4000B 类型:幅值比较器 位数:4 输出:高有效 输出功能:A<B,A=B,A>B 电源电压:3 V ~ 18 V 输出电流高,低:4.2mA,4.2mA 额定电压和最大 CL 时的最大传播延迟:350ns @ 15V,50pF 电流 - 静态:100µA 工作温度:-55°C ~ 125°C 封装/外壳:16-SOIC(0.209",5.30mm 宽) 安装类型:表面贴装 包装:剪切带 (CT) 其它名称:296-14121-1