参数资料
型号: IDT77V500S25BC8
厂商: IDT, Integrated Device Technology Inc
文件页数: 16/17页
文件大小: 0K
描述: IC SW MEMORY 8X8 1.2BGPS 144-BGA
标准包装: 1,000
系列: SwitchStar™
类型: 集成式开关控制器
安装类型: 表面贴装
封装/外壳: 144-LBGA
供应商设备封装: 144-CABGA(13x13)
包装: 带卷 (TR)
其它名称: 77V500S25BC8
8 of 17
April 11, 2001
IDT77V500
AC Electrical Characteristics Over the Operating Temperature Range
(Vcc = 3.3V ± 0.3V)
Symbol
Parameter
77V500S25 Com’l & Ind
Unit
Min.
Max.
tCYC
System Clock Cycle Time
25
ns
tCH
System Clock High Time
10
ns
tCL
System Clock Low Time
10
ns
tR
Clock Rise Time
3
ns
tF
Clock Fall Time
3
ns
tMCYC
Manager Clock Cycle Time
25
ns
tMCH
Manager Clock High Time
6
ns
tMCL
Manager Clock Low Time
19
ns
tSM
MD/C Setup Time to MSTRB High
10
ns
tHM
MD/C Hold Time after MSTRB High
2
ns
tSMRW
MR/W Setup Time to MSTRB High
10
ns
tHMRW
MR/W Hold Time after MSTRB High
2
ns
tSMD
MDATA Setup Time to MSTRB High
10
ns
tHMD
MDATA Hold Time after MSTRB High
2
ns
tSCRC
CRCERR Setup Time to SCLK High
5
ns
tHCRC
CRCERR Hold Time after SCLK High
2
ns
tSIO
IOD Setup Time to SCLK High
5
ns
tHIO
IOD Hold Time after SCLK High
2
ns
tOFP
OFRM High Pulse Width
5
ns
tCDC
SCLK to CMD Valid
18
ns
tDCC
CMD Output Hold after SCLK High
2
ns
tCDS
SCLK to SFRM Valid
18
ns
tDCS
SFRM Output Hold after SCLK High
2
ns
tCDIO
SCLK to IOD Valid
18
ns
tDCIO
IOD Output Hold after SCLK High
2
ns
tAMD
MSTRB Low to MDATA Valid
18
ns
tOHMD
MDATA Output Hold after MSTRB High
2
ns
tCDOF
SCLK to OFRM/CBUS Valid
18
ns
tDCOF
OFRM/CBUS Output Hold after SCLK High
2
ns
tRSI
RESETI High Pulse Width1
1. RESETI must be held High for 8 SCLK cycles. After RESETI transitions Low, 8191 cycles are required before the Status Acknowledge bits will
indicate that the internal reset process in complete.
8—
tCYC
tRSO
RESETO High after RESETI High
2
tCYC
tCDR
SCLK to RESETO Valid
18
ns
tCKHZ
SCLK High to Output High-Z2
2. Transition is measured +/-200mV from Low or High impedance voltage with the Output Test Load (Figure 2). This parameter is guaranteed by
device characterization, but is not production tested.
—10
ns
tCKLZ
SCLK High to Output Low-Z2
2—
ns
tCYC3
CBRCLK3 Clock Cycle Time3
3. Cycle units insure that the SCLK recognizes the state of CBRCLK.
3—
tCYC
tCH3
CBRCLK3 Clock High Time3
1.2
tCYC
tCL3
CBRCLK3 Clock Low Time3
1.2
tCYC
tCYC2
CBRCLK2 Clock Cycle Time3
3—
tCYC
tCH2
CBRCLK2 Clock High Time3
1.2
tCYC
tCL2
CBRCLK2 Clock Low Time3
1.2
tCYC
相关PDF资料
PDF描述
LT1764AEFE-2.5#TRPBF IC REG LDO 2.5V 3A 16TSSOP
LFXP10E-5F388C IC FPGA 9.7KLUTS 244I/O 388-BGA
LFXP10E-4F388I IC FPGA 9.7KLUTS 244I/O 388-BGA
LFXP10C-4F388I IC FPGA 9.7KLUTS 244I/O 388-BGA
LFXP10E-4FN388I IC FPGA 9.7KLUTS 388FPBGA
相关代理商/技术参数
参数描述
IDT77V500S25BCG 功能描述:IC SW MEMORY 8X8 1.2BGPS 144-BGA RoHS:是 类别:集成电路 (IC) >> 专用 IC 系列:SwitchStar™ 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- 类型:调帧器 应用:数据传输 安装类型:表面贴装 封装/外壳:400-BBGA 供应商设备封装:400-PBGA(27x27) 包装:散装
IDT77V500S25BCG8 功能描述:IC SW MEMORY 8X8 1.2BGPS 144-BGA RoHS:是 类别:集成电路 (IC) >> 专用 IC 系列:SwitchStar™ 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- 类型:调帧器 应用:数据传输 安装类型:表面贴装 封装/外壳:400-BBGA 供应商设备封装:400-PBGA(27x27) 包装:散装
IDT77V500S25PF 功能描述:IC SW MEMORY 8X8 1.2BGPS 100TQFP RoHS:否 类别:集成电路 (IC) >> 专用 IC 系列:SwitchStar™ 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- 类型:调帧器 应用:数据传输 安装类型:表面贴装 封装/外壳:400-BBGA 供应商设备封装:400-PBGA(27x27) 包装:散装
IDT77V500S25PF8 功能描述:IC SW MEMORY 8X8 1.2BGPS 100TQFP RoHS:否 类别:集成电路 (IC) >> 专用 IC 系列:SwitchStar™ 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- 类型:调帧器 应用:数据传输 安装类型:表面贴装 封装/外壳:400-BBGA 供应商设备封装:400-PBGA(27x27) 包装:散装
IDT77V550S25DT 功能描述:IC SW MEMORY 8X8 1.2BGPS 80-TQFP RoHS:否 类别:集成电路 (IC) >> 专用 IC 系列:SwitchStar™ 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- 类型:调帧器 应用:数据传输 安装类型:表面贴装 封装/外壳:400-BBGA 供应商设备封装:400-PBGA(27x27) 包装:散装