- 您现在的位置：买卖IC网 > PDF目录2000 > IDT821024PPG (IDT, Integrated Device Technology Inc)IC PCM CODEC QUAD NONPROG 44TQFP PDF资料下载
参数资料
| 型号： | IDT821024PPG |
| 厂商： | IDT, Integrated Device Technology Inc |
| 文件页数： | 7/13页 |
| 文件大小： | 0K |
| 描述： | IC PCM CODEC QUAD NONPROG 44TQFP |
| 标准包装： | 80 |
| 类型： | PCM 编解码器/滤波器 |
| 数据接口： | PCM 音频接口 |
| ADC / DAC 数量： | 4 / 4 |
| 三角积分调变： | 无 |
| 电压 - 电源，模拟： | 4.75 V ~ 5.25 V |
| 电压 - 电源，数字： | 4.75 V ~ 5.25 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 44-LQFP |
| 供应商设备封装： | 44-TQFP |
| 包装： | 托盘 |
| 其它名称： | 800-2624 821024PPG IDT821024PPG-ND |
3
INDUSTRIAL TEMPERATURE RANGE
IDT821024 QUAD NON-PROGRAMMABLE PCM CODEC
PIN DESCRIPTION
Pin Number
Name
I/O
PLCC
TQFP
Description
AGND
--
10
7
Analog Ground.
All ground pins should be connected to the ground plane of the circuit board.
VCCA
--
8
5
+5 V Analog Power Supply.
All power supply pins should be connected to the power plane of the circuit board.
DGND
--
27
30
Digital Ground.
All ground pins should be connected to the ground plane of the circuit board.
VCCD
--
25
27
+5 V Digital Power Supply.
All power supply pins should be connected to the power plane of the circuit board.
DR
I
24
26
Receive PCM Data Input.
The PCM data for Channel 1, 2, 3 and 4 is shifted serially into DR pin by the Receive Frame Sync Signal
(FSR) with MSB first. A byte of data for each channel is received every 125 s at the PCLK rate.
DX
O
26
28
Transmit PCM Data Output.
The PCM data for Channel 1, 2, 3 and 4 is shifted serially out to the DX pin by the Transmit Frame Sync Signal
(FSX) with MSB first. A byte of data for each channel is transmitted every 125 s at the PCLK rate. DX is high
impedance between time slots.
FSR1
FSR2
FSR3
FSR4
I
23
21
19
17
25
23
21
19
Receive Frame Sync Input for Channel 1/2/3/4
This 8kHz signal pulse identifies the receive time slot for Channel N on a system’s receive PCM frame. It must
be synchronized to PCLK.
FSX1
FSX2
FSX3
FSX4
I
22
20
18
16
24
22
20
18
Transmit Frame Sync Input for Channel 1/2/3/4
This 8 kHz signal pulse identifies the transmit time slot for Channel N on a system’s transmit PCM frame. It
must be synchronized to PCLK.
IREF
O
9
6
Reference Current.
The IREF output is biased at the internal reference voltage. A resistor placed from IREF to ground sets the
reference current used by the analog-to-digital converter to encode the signal current present on IINn pin (n is
channel number, n = 1 to 4) into digital form.
VOUT1
VOUT2
VOUT3
VOUT4
O
4
7
11
14
43
2
10
13
Voice Frequency Receiver Output for Channel 1/2/3/4
This is the output of receiver amplifier for Channel N. The received digital data from DR is processed and
converted to an analog signal at this pin.
IIN1
IIN2
IIN3
IIN4
I
5
6
12
13
44
1
11
12
Voice Frequency Transmitter Input for Channel 1/2/3/4
This is the input to the gain setting amplifier in the transmit path for Channel N. The analog voice band voltage
signal is applied to this pin through a resistor. This input is a virtual AC ground input, which is biased at the
IREF pin.
MCLK
I
30
35
Master Clock.
The Master Clock provides the clock for the DSP. It can be either 2.048 MHz or 4.096 MHz. The IDT821024
determines the MCLK frequency via the FSX inputs and makes the necessary internal adjustments
automatically. The MCLK frequency must be an integer multiple of the FSX frequency.
PCLK
I
29
34
PCM Clock.
The PCM Clock shifts out the PCM data to the DX pin and shifts in PCM data from the DR pin. The PCM clock
frequency is an integer multiple of the frame sync frequency. When PCLK is connected to MCLK, the PCM
clock can generate the DSP clock as well.
TSC
O
28
31
Time Slot Control.
This open drain output is low active. When the PCM data is transmitted to the DX pin for any of the four
channels, this pin will be pulled low.
A/
I
15
16
A/
-Law Selection.
When this pin is low, -Law is selected; when this pin is high, A-Law is selected. This pin can be connected to
VCCD or DGND pin directly.
相关PDF资料 |
PDF描述 |
|---|---|
| IDT821034DNG | IC PCM CODEC QUAD MPI 52-PQFP |
| IDT821054PQF | IC PCM CODEC QUAD MPI 64-PQFP |
| IDT82V3001APVG8 | IC PLL WAN W/SGL REF INP 56-SSOP |
| IDT82V3010PVG | IC PLL WAN 51/E1/OC3 DUAL 56SSOP |
| IDT82V3011PVG | IC PLL WAN T1/E1/OC3 SGL 56-SSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IDT821034 | 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:QUAD PCM CODEC WITH PROGRAMMABLE GAIN |
| IDT821034DN | 功能描述:IC PCM CODEC QUAD MPI 52-PQFP RoHS:否 类别:集成电路 (IC) >> 接口 - 编解码器 系列:- 标准包装:2,500 系列:- 类型:立体声音频 数据接口:串行 分辨率（位）:18 b ADC / DAC 数量:2 / 2 三角积分调变:是 S/N 比，标准 ADC / DAC (db):81.5 / 88 动态范围，标准 ADC / DAC (db):82 / 87.5 电压 - 电源，模拟:2.6 V ~ 3.3 V 电压 - 电源，数字:1.7 V ~ 3.3 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-WFQFN 裸露焊盘 供应商设备封装:48-TQFN-EP（7x7） 包装:带卷 (TR) |
| IDT821034DNG | 功能描述:IC PCM CODEC QUAD MPI 52-PQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 编解码器 系列:- 标准包装:2,500 系列:- 类型:立体声音频 数据接口:串行 分辨率（位）:18 b ADC / DAC 数量:2 / 2 三角积分调变:是 S/N 比，标准 ADC / DAC (db):81.5 / 88 动态范围，标准 ADC / DAC (db):82 / 87.5 电压 - 电源，模拟:2.6 V ~ 3.3 V 电压 - 电源，数字:1.7 V ~ 3.3 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-WFQFN 裸露焊盘 供应商设备封装:48-TQFN-EP（7x7） 包装:带卷 (TR) |
| IDT821054 | 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:QUAD PROGRAMMABLE PCM CODEC WITH MPI INTERFACE |
| IDT821054A | 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:QUAD PROGRAMMABLE PCM CODEC WITH MPI INTERFACE |
发布紧急采购，3分钟左右您将得到回复。