- 您现在的位置：买卖IC网 > PDF目录79606 > IP80C32-30 (TEMIC SEMICONDUCTORS) 8-BIT, 30 MHz, MICROCONTROLLER, PDIP40 PDF资料下载
参数资料
| 型号： | IP80C32-30 |
| 厂商： | TEMIC SEMICONDUCTORS |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 8-BIT, 30 MHz, MICROCONTROLLER, PDIP40 |
| 文件页数： | 61/109页 |
| 文件大小： | 10824K |
| 代理商： | IP80C32-30 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页当前第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页
40
ATtiny20 [DATASHEET]
8235E–AVR–03/2013
9.3.3
GIFR – General Interrupt Flag Register
Bits 7:6 – Res: Reserved Bits
These bits are reserved and will always read as zero.
Bit 5 – PCIF1: Pin Change Interrupt Flag 1
When a logic change on any PCINT[11:8] pin triggers an interrupt request, PCIF1 becomes set (one). If the I-bit in SREG
and the PCIE1 bit in GIMSK are set (one), the MCU will jump to the corresponding Interrupt Vector. The flag is cleared
when the interrupt routine is executed. Alternatively, the flag can be cleared by writing a logical one to it.
Bit 4 – PCIF0: Pin Change Interrupt Flag 0
When a logic change on any PCINT[7:0] pin triggers an interrupt request, PCIF becomes set (one). If the I-bit in SREG
and the PCIE0 bit in GIMSK are set (one), the MCU will jump to the corresponding Interrupt Vector. The flag is cleared
when the interrupt routine is executed. Alternatively, the flag can be cleared by writing a logical one to it.
Bits 3:1 – Res: Reserved Bits
These bits are reserved and will always read as zero.
Bit 0 – INTF0: External Interrupt Flag 0
When an edge or logic change on the INT0 pin triggers an interrupt request, INTF0 becomes set (one). If the I-bit in
SREG and the INT0 bit in GIMSK are set (one), the MCU will jump to the corresponding Interrupt Vector. The flag is
cleared when the interrupt routine is executed. Alternatively, the flag can be cleared by writing a logical one to it. This flag
is always cleared when INT0 is configured as a level interrupt.
9.3.4
PCMSK1 – Pin Change Mask Register 1
Bits 7:4 – Res: Reserved Bits
These bits are reserved and will always read as zero.
Bits 3:0 – PCINT[11:8] : Pin Change Enable Mask 11:8
Each PCINT[11:8] bit selects whether pin change interrupt is enabled on the corresponding I/O pin. If PCINT[11:8] is set
and the PCIE1 bit in GIMSK is set, pin change interrupt is enabled on the corresponding I/O pin. If PCINT[11:8] is
cleared, pin change interrupt on the corresponding I/O pin is disabled.
Bit
76543210
–
PCIF1
PCIF0
–
INTF0
GIFR
Read/Write
R
R/W
R
R/W
Initial Value
0
00000
Bit
7
6
5
4
3
2
1
0
–
PCINT11
PCINT10
PCINT9
PCINT8
PCMSK1
Read/Write
R
R/W
Initial Value
0
相关PDF资料 |
PDF描述 |
|---|---|
| IP80C32E-30SHXXX:D | 8-BIT, 30 MHz, MICROCONTROLLER, PDIP40 |
| IC80C52TXXX-25SHXXX:D | 8-BIT, MROM, 25 MHz, MICROCONTROLLER, CDIP40 |
| IC80C52XXX-16:D | 8-BIT, MROM, 16 MHz, MICROCONTROLLER, CDIP40 |
| ID80C52CXXX-25SHXXX:D | 8-BIT, MROM, 25 MHz, MICROCONTROLLER, CDIP40 |
| IJ80C32E-12SHXXX:R | 8-BIT, 12 MHz, MICROCONTROLLER, PQCC44 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IP80C32-36 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:8-Bit Microcontroller |
| IP80C32-L16 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:8-Bit Microcontroller |
| IP80C32T2-1 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:MICROCONTROLLER|8-BIT|8051 CPU|CMOS|DIP|40PIN|PLASTIC |
| IP80C51-12 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:8-Bit Microcontroller |
| IP80C51-16 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:8-Bit Microcontroller |
发布紧急采购，3分钟左右您将得到回复。