参数资料
型号: IP80C32-30
厂商: TEMIC SEMICONDUCTORS
元件分类: 微控制器/微处理器
英文描述: 8-BIT, 30 MHz, MICROCONTROLLER, PDIP40
文件页数: 82/109页
文件大小: 10824K
代理商: IP80C32-30
6
AT32UC3A
4.1
Processor and architecture
4.1.1
AVR32 UC CPU
32-bit load/store AVR32A RISC architecture.
– 15 general-purpose 32-bit registers.
– 32-bit Stack Pointer, Program Counter and Link Register reside in register file.
– Fully orthogonal instruction set.
– Privileged and unprivileged modes enabling efficient and secure Operating Systems.
– Innovative instruction set together with variable instruction length ensuring industry leading
code density.
– DSP extention with saturating arithmetic, and a wide variety of multiply instructions.
3 stage pipeline allows one instruction per clock cycle for most instructions.
– Byte, half-word, word and double word memory access.
– Multiple interrupt priority levels.
MPU allows for operating systems with memory protection.
4.1.2
Debug and Test system
IEEE1149.1 compliant JTAG and boundary scan
Direct memory access and programming capabilities through JTAG interface
Extensive On-Chip Debug features in compliance with IEEE-ISTO 5001-2003 (Nexus 2.0) Class 2+
– Low-cost NanoTrace supported.
Auxiliary port for high-speed trace information
Hardware support for 6 Program and 2 data breakpoints
Unlimited number of software breakpoints supported
Advanced Program, Data, Ownership, and Watchpoint trace supported
4.1.3
Peripheral DMA Controller
Transfers from/to peripheral to/from any memory space without intervention of the processor.
Next Pointer Support, forbids strong real-time constraints on buffer management.
Fifteen channels
– Two for each USART
– Two for each Serial Synchronous Controller
– Two for each Serial Peripheral Interface
– One for each ADC
– Two for each TWI Interface
4.1.4
Bus system
High Speed Bus (HSB) matrix with 6 Masters and 6 Slaves handled
– Handles Requests from the CPU Data Fetch, CPU Instruction Fetch, PDCA, USBB, Ethernet
Controller, CPU SAB, and to internal Flash, internal SRAM, Peripheral Bus A, Peripheral Bus
B, EBI.
– Round-Robin Arbitration (three modes supported: no default master, last
accessed default
master, fixed default master)
– Burst Breaking with Slot Cycle Limit
– One Address Decoder Provided per Master
32058K
AVR32-01/12
相关PDF资料
PDF描述
IP80C32E-30SHXXX:D 8-BIT, 30 MHz, MICROCONTROLLER, PDIP40
IC80C52TXXX-25SHXXX:D 8-BIT, MROM, 25 MHz, MICROCONTROLLER, CDIP40
IC80C52XXX-16:D 8-BIT, MROM, 16 MHz, MICROCONTROLLER, CDIP40
ID80C52CXXX-25SHXXX:D 8-BIT, MROM, 25 MHz, MICROCONTROLLER, CDIP40
IJ80C32E-12SHXXX:R 8-BIT, 12 MHz, MICROCONTROLLER, PQCC44
相关代理商/技术参数
参数描述
IP80C32-36 制造商:未知厂家 制造商全称:未知厂家 功能描述:8-Bit Microcontroller
IP80C32-L16 制造商:未知厂家 制造商全称:未知厂家 功能描述:8-Bit Microcontroller
IP80C32T2-1 制造商:未知厂家 制造商全称:未知厂家 功能描述:MICROCONTROLLER|8-BIT|8051 CPU|CMOS|DIP|40PIN|PLASTIC
IP80C51-12 制造商:未知厂家 制造商全称:未知厂家 功能描述:8-Bit Microcontroller
IP80C51-16 制造商:未知厂家 制造商全称:未知厂家 功能描述:8-Bit Microcontroller