参数资料
型号: IP82C54Z
厂商: INTERSIL CORP
元件分类: XO, clock
英文描述: CMOS Programmable Intervel Timer
中文描述: 3 TIMER(S), PROGRAMMABLE TIMER, PDIP24
封装: LEAD FREE, PLASTIC, MS-011AA, DIP-24
文件页数: 15/22页
文件大小: 395K
代理商: IP82C54Z
15
Counter will be loaded with new count on the next CLK pulse
and counting will continue from there.
Operation Common To All Modes
Programming
When a Control Word is written to a Counter, all Control
Logic, is immediately reset and OUT goes to a known initial
state; no CLK pulses are required for this.
Gate
The GATE input is always sampled on the rising edge of
CLK. In Modes 0, 2, 3 and 4 the GATE input is level
sensitive, and logic level is sampled on the rising edge of
CLK. In modes 1, 2, 3 and 5 the GATE input is rising-edge
sensitive. In these Modes, a rising edge of Gate (trigger)
sets an edge-sensitive flip-flop in the Counter. This flip-flop is
then sampled on the next rising edge of CLK. The flip-flop is
reset immediately after it is sampled. In this way, a trigger will
be detected no matter when it occurs - a high logic level
does not have to be maintained until the next rising edge of
CLK. Note that in Modes 2 and 3, the GATE input is both
edge-and level-sensitive.
Counter
New counts are loaded and Counters are decremented on
the falling edge of CLK.
The largest possible initial count is 0; this is equivalent to 2
16
for binary counting and 10
4
for BCD counting.
The counter does not stop when it reaches zero. In Modes 0,
1, 4, and 5 the Counter “wraps around” to the highest count,
either FFFF hex for binary counting or 9999 for BCD
counting, and continues counting. Modes 2 and 3 are
periodic; the Counter reloads itself with the initial count and
continues counting from there.
N
N
N
N
0
3
0
2
0
1
0
0
FF
FF
0
3
WR
CLK
GATE
OUT
CW = 1A LSB = 3
N
N
N
N
0
3
0
2
0
3
0
2
0
1
N
N
N
N
0
3
0
2
0
1
0
0
FF
FF
FF
FE
WR
CLK
GATE
OUT
CW = 1A LSB = 3
WR
CLK
GATE
OUT
CW = 1A LSB = 3
N
N
N
0
0
FF
FF
LSB = 5
N
0
5
0
4
FIGURE 14. MODE 5
SIGNAL
STATUS
MODES
LOW OR
GOING LOW
RISING
HIGH
0
Disables Counting
-
Enables Counting
1
-
1) Initiates
Counting
2) Resets output
after next clock
-
2
1) Disables
counting
2) Sets output
immediately high
Initiates Counting Enables Counting
3
1) Disables
counting
2) Sets output
immediately high
Initiates Counting Enables Counting
4
1) Disables
Counting
-
Enables Counting
5
-
Initiates Counting
-
FIGURE 15. GATE PIN OPERATIONS SUMMARY
MODE
MIN COUNT
MAX COUNT
0
1
0
1
1
0
2
2
0
3
2
0
4
1
0
5
1
0
NOTE:
counting.
0 is equivalent to 2
16
for binary counting and 10
4
for BCD
FIGURE 16. MINIMUM AND MAXIMUM INITIAL COUNTS
82C54
相关PDF资料
PDF描述
IP82C54-12 CMOS Programmable Interval Timer
IP82C54 CMOS Programmable Interval Timer
IP82C54-10 CMOS Programmable Interval Timer
IP82C59A CMOS Priority Interrupt Controller
IP82C59A-5 CMOS Priority Interrupt Controller
相关代理商/技术参数
参数描述
IP82C55A 功能描述:外围驱动器与原件 - PCI PERIPH PRG-I/O 5V 8MHZ IND RoHS:否 制造商:PLX Technology 工作电源电压: 最大工作温度: 安装风格:SMD/SMT 封装 / 箱体:FCBGA-1156 封装:Tray
IP82C55A/+ 制造商:未知厂家 制造商全称:未知厂家 功能描述:Peripheral Interface
IP82C55A-5 制造商:Rochester Electronics LLC 功能描述:- Bulk
IP82C55AS2064 制造商:Rochester Electronics LLC 功能描述:- Bulk
IP82C55AS2065 制造商:Rochester Electronics LLC 功能描述:- Bulk