参数资料
型号: IQ80C32-25
厂商: TEMIC SEMICONDUCTORS
元件分类: 微控制器/微处理器
英文描述: 8-BIT, 25 MHz, MICROCONTROLLER, CQFP44
文件页数: 107/109页
文件大小: 10824K
代理商: IQ80C32-25
809
32117D–AVR-01/12
AT32UC3C
Figure 30-4. IISC Clocks Generation
30.6.7
Mono
When the Transmit Mono (TXMONO) in the Mode Register is set, data written to the left channel
is duplicated to the right output channel. In TDM mode with more than two channels, numbered
from 0, data written to the even-numbered channels is duplicated to the following odd-numbered
channel.
When the Receive Mono (RXMONO) in the Mode Register is set, data received from the left
channel is duplicated to the right channel. In TDM mode with more than two channels, num-
bered from 0, data received from the even-numbered channels is duplicated to the following
odd-numbered channel.
30.6.8
Holding Registers
The IISC user interface includes a Receive Holding Register (RHR) and a Transmit Holding
Register (THR). RHR and THR are used to access audio samples for all audio channels.
When a new data word is available in the RHR register, the Receive Ready bit (RXRDY) in the
Status Register (SR) is set. Reading the RHR register will clear this bit.
A receive overrun condition occurs if a new data word becomes available before the previous
data word has been read from the RHR register. Then, the Receive Overrun bit in the Status
Register will be set and bit i of the RXORCH field in the Status Register is set, where i is the cur-
rent receive channel number.
When the THR register is empty, the Transmit Ready bit (TXRDY) in the Status Register (SR) is
set. Writing into the THR register will clear this bit.
A transmit underrun condition occurs if a new data word needs to be transmitted before it has
been written to the THR register. Then, the Transmit Underrun bit in the Status Register will be
MR.MODE = SLAVE
Clock
divider
MR.DATALENGTH
GCLK_IISC
Clock
enable
Clock
divider
CR.CKEN/CKDIS
MR.IMCKMODE
MR.DATALENGTH
MR.IMCKFS
MR.IMCKMODE
1
0
IMCK pin output
Clock
enable
CR.CKEN/CKDIS
Internal
bit clock
ISCK pin input
1
0
ISCK pin output
Internal
word clock
IWS pin input
1
0
IWS pin output
相关PDF资料
PDF描述
IT80C32-12SHXXX:R 8-BIT, 12 MHz, MICROCONTROLLER, PQFP44
IT80C32E-20SHXXX:D 8-BIT, 20 MHz, MICROCONTROLLER, PQFP44
IV80C32-12SHXXX:D 8-BIT, 12 MHz, MICROCONTROLLER, PQFP44
IV80C32-36:RD 8-BIT, 36 MHz, MICROCONTROLLER, PQFP44
IV80C32E-20SHXXX:RD 8-BIT, 20 MHz, MICROCONTROLLER, PQFP44
相关代理商/技术参数
参数描述
IQ80T B 制造商:Omnimount 功能描述:Tilt Mount for Flat Panel Televisions 23"~42" 80lb. Capacity 制造商:OMNIMOUNT 功能描述:DWO FLAT PANEL MOUNT TILT FOR 23 IN - 42 IN FLAT PANELS
IQ81349SC 888389 制造商:Intel 功能描述:IQ81349SC - Bulk
IQ82C55A 功能描述:IC I/O EXPANDER 24B 44MQFP RoHS:否 类别:集成电路 (IC) >> 接口 - I/O 扩展器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:74 系列:- 接口:I²C,JTAG 输入/输出数:9 中断输出:无 频率 - 时钟:400kHz 电源电压:2.7 V ~ 5.5 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:20-TSSOP(0.173",4.40mm 宽) 供应商设备封装:20-TSSOP 包装:管件 包括:EEPROM
IQ82C55A96 功能描述:IC I/O EXPANDER 24B 44MQFP RoHS:否 类别:集成电路 (IC) >> 接口 - I/O 扩展器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:74 系列:- 接口:I²C,JTAG 输入/输出数:9 中断输出:无 频率 - 时钟:400kHz 电源电压:2.7 V ~ 5.5 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:20-TSSOP(0.173",4.40mm 宽) 供应商设备封装:20-TSSOP 包装:管件 包括:EEPROM
IQ82C55AZ 功能描述:外围驱动器与原件 - PCI PERI PRG-I/O 5V 8MHZ INDUSTRIAL TEMP RoHS:否 制造商:PLX Technology 工作电源电压: 最大工作温度: 安装风格:SMD/SMT 封装 / 箱体:FCBGA-1156 封装:Tray