参数资料
型号: IR5001STRPBF
厂商: International Rectifier
文件页数: 9/12页
文件大小: 0K
描述: IC CTLR/MOSFET UNIV N-CH 8-SOIC
标准包装: 1
应用: -48V Dist 电源系统,AdvancedTCA ? 系统
FET 型: N 沟道
输出数: 1
内部开关:
延迟时间 - 开启: 27µs
延迟时间 - 关闭: 130ns
电源电压: 36 V ~ 75 V
电流 - 电源: 500µA
工作温度: 0°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 8-SOIC(0.154",3.90mm 宽)
供应商设备封装: 8-SOICN
包装: 标准包装
其它名称: IR5001STRPBFDKR
IR5001S & (PbF)
guarantees that once the ORing N-FET is
conducting and Vout of the IR5001S is high (FET
current flows from source to drain), the current must
reverse the direction before the IR5001S will switch
the FET off. The asymmetrical offset voltage
prevents potential oscillations at light load that could
otherwise occur if the offset voltage was centered
around 0mV (as is the case in standard
comparators).
Vout
Vout is the output pin of the IR5001S, and connects
directly to the gate of the external Active ORing N-
FET. The voltage level at the Vout pin is typically a
diode drop lower than the Vcc voltage.
FETst and FETch
FETch and FETst pins are diagnostic pins that can
be used to determine the status of the Active ORing
circuit.
FETst is an open-drain output pin. When the voltage
difference between VINP - VINN is less than 0.3V,
the FETst pin will be logic high. This is normally the
case when Active ORing is operating properly (VINP
- VINN is less than ~100mV). If the Active ORing
FET is not turned on while the IR5001S is properly
biased, the output of the FETst pin will be logic low
(only the body diode of the N-FET is conducting, and
VINP - VINN is ~700mV).
FETch pin. In traditional systems with diode ORing,
it is not possible to determine if the diode is
www.irf.com
functioning properly unless external circuitry is used.
For example, the diode could be failed short, and the
system would not be aware of it until the source fails
and the whole system gets powered down due to
lost redundancy (shorted diode failed to isolate the
source failure). With the FETch pin it is possible to
perform a periodic check of the status of the Active
ORing circuit to assure that system redundancy is
maintained.
In the IR5001S, the FETch pin is an input pin that
can be used to turn off the output of the IR5001S:
logic high signal on FETch will pull the Vout pin low,
and turn-off the channel of the Active ORing N-FET.
This will force the current to flow through the body
diode, resulting in VINP – VINN voltage increase
from less than ~100mV, to ~700mV. This voltage
increase will be reported at FETst pin, which will
switch from logic high to logic low, and indicate that
the Active ORing circuit is working properly. Failure
of the FETst pin output to change from logic high to
logic low would indicate that the Active ORing circuit
may not be operating as designed, and the system
may no longer have power redundancy. For details
on how to use this feature consult IR5001S
Evaluation Kit, P/N IRDC5001-LS48V .
If the FETch pin is not used, it should be tied to
ground (for noise immunity purposes). FETst pin
should be left open if unused.
Gnd
In typical target applications, the ground pin (Gnd) of
IR5001S is connected to the source of the Active
ORing N-FET.
9
相关PDF资料
PDF描述
V24A3V3C200BF2 CONVERTER MOD DC/DC 3.3V 200W
ECA15DTKN CONN EDGECARD 30POS DIP .125 SLD
R2S-1524 CONV DC/DC 2W 15VIN 24VOUT
VI-J6M-CW-F4 CONVERTER MOD DC/DC 10V 100W
B140B-13 DIODE SCHOTTKY 40V 1A SMB
相关代理商/技术参数
参数描述
IR5001STRPBF-CUT TAPE 制造商:IR 功能描述:IR5001 Series 9.6 V 3 A 130 ns Universal Active ORing Controller - SOIC-8
IR5002 制造商:未知厂家 制造商全称:未知厂家 功能描述:TRANSISTOR | BJT | DARLINGTON | NPN | 500V V(BR)CEO | 15A I(C) | TO-3
IR-500-24-RG-2-SLD-SL-REF 制造商:TE Connectivity 功能描述:IR-500-24-RG-2-SLD-SL-REF
IR-500-41-RG-11-REFLECTOR 制造商:TE Connectivity 功能描述:IR-500-41-RG-11-REFLECTOR
IR-500-P-FOOT-SWITCH 制造商:TE Connectivity 功能描述:2-1197686-9