
28
XMEGA A [MANUAL]
8077I–AVR–11/2012
4.15.11 STATUS – Status register
Bit 7 – NVMBUSY: Nonvolatile Memory Busy
The NVMBUSY flag indicates if the NVM (Flash, EEPROM, lock bit) is being programmed. Once an operation is started,
this flag is set and remains set until the operation is completed. The NVMBUSY flag is automatically cleared when the
operation is finished.
Bit 6 – FBUSY: Flash Busy
The FBUSY flag indicates if a flash programming operation is initiated. Once an operation is started, the FBUSY flag is
set and the application section cannot be accessed. The FBUSY flag is automatically cleared when the operation is
finished.
Bit 5:2 – Reserved
These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero
when this register is written.
Bit 1 – EELOAD: EEPROM Page Buffer Active Loading
The EELOAD flag indicates that the temporary EEPROM page buffer has been loaded with one or more data bytes. It
remains set until an EEPROM page write or a page buffer flush operation is executed. For more details, see
“Flash andBit 0 – FLOAD: Flash Page Buffer Active Loading
The FLOAD flag indicates that the temporary flash page buffer has been loaded with one or more data bytes. It remains
set until an application page write, boot page write, or page buffer flush operation is executed. For more details, see
4.15.12 LOCKBITS – Lock Bit register
This register is a mapping of the NVM lock bits into the I/O memory space, which enables direct read access from the
Bit
7
6
543
2
1
0
+0x0F
NVMBUSY
FBUSY
–
EELOAD
FLOAD
Read/Write
R
Initial Value
0
Bit
7654
3210
+0x07
BLBB[1:0]
BLBA[1:0]
BLBAT[1:0]
LB[1:0]
Read/Write
RRRR
Initial Value
1111