- 您现在的位置：买卖IC网 > PDF目录20503 > IRDC3853 (International Rectifier)BOARD EVAL FOR IR3853 PDF资料下载
参数资料
| 型号： | IRDC3853 |
| 厂商： | International Rectifier |
| 文件页数： | 17/35页 |
| 文件大小： | 0K |
| 描述： | BOARD EVAL FOR IR3853 |
| 标准包装： | 1 |
| 系列： | SupIRBuck™ |
| 主要目的： | DC/DC，步降 |
| 输出及类型： | 1，非隔离 |
| 输出电压： | 1.8V |
| 电流 - 输出： | 0 ~ 4A |
| 输入电压： | 12V |
| 稳压器拓扑结构： | 降压 |
| 频率 - 开关： | 600kHz |
| 板类型： | 完全填充 |
| 已供物品： | 板 |
| 已用 IC / 零件： | IR3853 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页当前第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页
PD-97516
IR3853MPbF
TIMING DIAGRAM OF Over Voltage Protection
Fig.10 IR3853 Over Voltage Timing Diagram
External Synchronization
The IR3853 incorporates an internal circuit which
enables synchronization of the internal oscillator
(using rising edge) to an external clock. An
external resistor from Rt pin to Gnd is still
required to set the free-running frequency close
to the Sync input frequency. This function is
important to avoid sub-harmonic oscillations due
to beat frequency for embedded systems when
multiple POL (point of load) regulators are used.
The synchronization clock can be applied during
IR3853 normal operation or before IR3853 start-
up. In any case, IR3853 will perform with the
external after the end of the PreBias cycle.
Applying the external signal to the Sync input
changes the effective value of the ramp signal
(Vramp/Vosc).
V osc ( eff ) = 1 . 8 × f Free _ Run f Sync .......... .......... .... (5)
Equation (5) shows that the effective amplitude
of the ramp (V osc(eff) ) is reduced after the external
Sync signal is applied. More difference between
Rev 4.0
the frequency of the Sync (f Sync ) and the free-
running frequency (f Free_Run ) results in more
change in the effective amplitude of the ramp
signal.
Therefore, since the ramp amplitude takes part in
calculating the loop-gain and bandwidth of the
regulator, it is recommended not to use a Sync
frequency which is much higher than the free-
running frequency. In addition, the effective value
of the ramp signal, given by equation (5), should
be used when the compensator is designed for
the regulator.
The pulse width of the external clock, which is
applied to the sync, should be greater than 100ns
and its high level should be greater than 2V,
while its lower level is less than 0.6V. If this pin is
left floating, the IC will run with the free running
frequency set by the resistor Rt.
17
相关PDF资料 |
PDF描述 |
|---|---|
| T95D157M010EZSS | CAP TANT 150UF 10V 20% 2917 |
| R0.25D12-1509/P-R | CONV DC/DC 0.25W 15VIN +/-9VOUT |
| AT25010AN-10SU-2.7 | IC EEPROM 1KBIT 20MHZ 8SOIC |
| AT25010A-10TU-2.7 | IC EEPROM 1KBIT 20MHZ 8TSSOP |
| IRDC3837 | KIT EVAL REG 14A SUPIRBUCK DC/DC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IRDC3853 - SUPIRBUCK | 制造商:International Rectifier 功能描述:INTERNATIONAL RECIFIER - GEN 2.1 SUPIRBUCK FAMILY - Bulk |
| IRDC3853 | 制造商:International Rectifier 功能描述:; MCU Supported Families:IR3853; Feature |
| IRDC3856 | 功能描述:BOARD EVAL FOR IR3856 RoHS:否 类别:编程器，开发系统 >> 评估板 - DC/DC 与 AC/DC（离线）SMPS 系列:SupIRBuck™ 标准包装:1 系列:- 主要目的:DC/DC，步降 输出及类型:1，非隔离 功率 - 输出:- 输出电压:3.3V 电流 - 输出:3A 输入电压:4.5 V ~ 28 V 稳压器拓扑结构:降压 频率 - 开关:250kHz 板类型:完全填充 已供物品:板 已用 IC / 零件:L7981 其它名称:497-12113STEVAL-ISA094V1-ND |
| IRDC3856 - SUPIRBUCK | 制造商:International Rectifier 功能描述:INTERNATIONAL RECIFIER - GEN 2.1 SUPIRBUCK FAMILY - Bulk |
| IRDC3856 | 制造商:International Rectifier 功能描述:; MCU Supported Families:IR3856; Feature |
发布紧急采购，3分钟左右您将得到回复。