- 您现在的位置：买卖IC网 > PDF目录1811 > IRS2168DSTRPBF (International Rectifier)IC PFC & BALLAST CONTROL 16-SOIC PDF资料下载
参数资料
| 型号： | IRS2168DSTRPBF |
| 厂商： | International Rectifier |
| 文件页数： | 14/21页 |
| 文件大小： | 0K |
| 描述： | IC PFC & BALLAST CONTROL 16-SOIC |
| 标准包装： | 1 |
| 类型： | PFC/镇流器控制器 |
| 频率： | 42.5 ~ 46.5 kHz |
| 电流 - 电源： | 10mA |
| 电流 - 输出： | 260mA |
| 电源电压： | 12.5 V ~ 15.6 V |
| 工作温度： | -25°C ~ 125°C |
| 封装/外壳： | 16-SOIC（0.154"，3.90mm 宽） |
| 供应商设备封装： | 16-SOIC N |
| 包装： | 标准包装 |
| 配用： | IRPLLNR5-ND - KIT BALLAST UNIV FLUOR 54W TL5 |
| 其它名称： | IRS2168DSTRPBFDKR |
IRS2168D(S)PbF
Run Mode (RUN)
Once V CC has exceeded 2/3*V CC (V CPHRUN+ ) for the
second time, the IC enters run mode. CPH continues to
charge up to V CC . The operating frequency is at the
minimum frequency (after the ignition ramp) and is
programmed by the external resistor (R FMIN ) at the FMIN
pin. Should hard-switching occur at the half-bridge at any
time (open-filament, lamp removal, etc.), the voltage
across the current sensing resistor (R CS ) will exceed the
internal threshold of 1.2 V (V CSTH+ ) and the fault counter
will begin counting (see Fig. 5). Should the number of
consecutive over-current faults exceed 65 (n EVENTS ), the
IC will enter fault mode and the HO, LO and PFC gate
driver outputs will be latched low. During run mode, the
end-of-life (EOL) window comparator and the DC bus
undervoltage reset are both enabled.
DC Bus Undervoltage Reset
Should the DC bus decrease too low during a brown-out
line condition or over-load condition, the resonant output
stage to the lamp can shift near or below resonance. This
can produce hard switching at the half- bridge that can
damage the half-bridge switches, or, the DC bus can
decrease too far and the lamp can extinguish. To protect
against this, the V BUS pin includes a 3.0 V undervoltage
reset threshold V BUSUV- . When the IC is in run mode and
the voltage at the V BUS pin decreases below 3.0 V (V BUSUV-
), V CC will be discharged through an internal MOSFET
down to the V CCUV- threshold and all gate driver outputs
will be latched low. For proper ballast design, the
designer should set the over-current limit of the PFC
section such that the DC bus does not drop until the AC
line input voltage falls below the minimum rated input
voltage of the ballast (see PFC section). When the PFC
over-current limit is correctly set, the DC bus voltage will
start to decrease when over-current is reached during
low-line conditions. The voltage measured at the V BUS pin
will decrease below the internal 3.0 V threshold V BUSUV-
and the ballast will turn off cleanly. The pull-up resistor to
SD/EOL and CS Fault Mode
Should the voltage at the SD/EOL pin exceed 3.0 V
(V EOLTH+) or decrease below 1.0 V (V EOLTH- ) during run
mode, an end-of-life (EOL) fault condition has occurred
and the IC enters fault mode. LO, HO and PFC gate
driver outputs are all latched off in the ‘low’ state. CPH is
discharged to COM for resetting the preheat time and
VCO is discharged to COM for resetting the frequency.
To exit fault mode, V CC can be decreased below V CCUV-
(ballast power off) or the SD pin can be increased above
5.0 V (V SDTH+ ) (lamp removal). Either of these will force
the IC to enter UVLO mode (see State Diagram, page 3).
Once V CC is above V CCUV+ (ballast power on) and SD is
pulled above 5.0 V (V SDTH+ ) and back below 3.0 V (V SDTH- )
(lamp re-insertion), the IC will enter preheat mode and
begin oscillating again.
The current sense function will force the IC to enter fault
mode only after the voltage at the CS pin has been
greater than 1.2 V (V CSTH+ ) for 65 (n EVENTS ) consecutive
cycles of LO. The voltage at the CS pin is AND-ed with
LO (see Fig. 9) so it will work with pulses that occur
during the LO on-time or DC. If the over-current faults
are not consecutive, then the internal fault counter will
count back down each cycle when there is no fault.
Should an over-current fault occur only for a few cycles
and then not occur again, the counter will eventually reset
to zero. The over-current fault counter is enabled during
preheat and run modes and disabled during ignition
mode.
50 Cycles
LO
CS
1.25V
V CC (R VCC ) will then turn the ballast on again when the AC
Run or Preheat Mode
Fault Mode
www.irf.com
input line voltage increases high enough again where V CC
exceeds V CCUV+ . R VCC should be set to turn the ballast on
at the minimum specified ballast input voltage and the
PFC over-current should be set somewhere below this
level. This hysteresis will result in clean turn-on and turn-
off of the ballast.
Figure 9: Fault counter timing diagram
Page 14
相关PDF资料 |
PDF描述 |
|---|---|
| IRS2526DSTRPBF | IC BALLAST CONTROLLER |
| IRS2530DSPBF | IC BALLAST CTRL DIM 600V 8-SOIC |
| IRS2552DSPBF | IC BALLAST CTLR CCFL/EEFL 16SOIC |
| IRS2573DSPBF | IC BALLAST CNTRLLER 600V 28-SOIC |
| IRS27952SPBF | IC DRIVER HALF-BRIDGE 8SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IRS2181 | 制造商:IRF 制造商全称:International Rectifier 功能描述:HIGH AND LOW SIDE DRIVER |
| IRS21814 | 制造商:IRF 制造商全称:International Rectifier 功能描述:HIGH AND LOW SIDE DRIVER |
| IRS21814MPBF | 功能描述:功率驱动器IC HI LO SIDE DRVR 600V 10 to 20V 1.4A RoHS:否 制造商:Micrel 产品:MOSFET Gate Drivers 类型:Low Cost High or Low Side MOSFET Driver 上升时间: 下降时间: 电源电压-最大:30 V 电源电压-最小:2.75 V 电源电流: 最大功率耗散: 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-8 封装:Tube |
| IRS21814MTRPBF | 功能描述:功率驱动器IC Hi&Lw Sd Drvr Sft Trn On Non Invrt RoHS:否 制造商:Micrel 产品:MOSFET Gate Drivers 类型:Low Cost High or Low Side MOSFET Driver 上升时间: 下降时间: 电源电压-最大:30 V 电源电压-最小:2.75 V 电源电流: 最大功率耗散: 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-8 封装:Tube |
| IRS21814PBF | 功能描述:功率驱动器IC Hi&Lw Sd Drvr Sft Trn On Non Invrt RoHS:否 制造商:Micrel 产品:MOSFET Gate Drivers 类型:Low Cost High or Low Side MOSFET Driver 上升时间: 下降时间: 电源电压-最大:30 V 电源电压-最小:2.75 V 电源电流: 最大功率耗散: 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-8 封装:Tube |
发布紧急采购，3分钟左右您将得到回复。