参数资料
| 型号： | IS80C286-20 |
| 厂商： | Intersil |
| 文件页数： | 29/60页 |
| 文件大小： | 0K |
| 描述： | IC CPU 16BIT 5V 20MHZ 68-PLCC |
| 标准包装： | 18 |
| 处理器类型： | 80C286 16-位 |
| 速度： | 20MHz |
| 电压： | 5V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 68-LCC（J 形引线） |
| 供应商设备封装： | 68-PLCC（24.23x24.23） |
| 包装： | 管件 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页当前第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页
35
The processor extension interface uses I/O port addresses
00F8(H), and 00FC(H) which are part of the I/O port address
range reserved by Intersil. An ESC instruction with Machine
Status Word bits EM = 0 and TS = 0 will perform I/O bus
operations to one or more of these I/O port addresses inde-
pendent of the value of lOPL and CPL.
ESC instructions with memory references enable the CPU to
accept PEREQ inputs for processor extension operand
transfers. The CPU will determine the operand starting
address and read/write status of the instruction. For each
operand transfer, two or three bus operations are performed,
one word transfer with I/O port address 00FA(H) and one or
two bus operations with memory. Three bus operations are
required for each word operand aligned on an odd byte
address.
Interrupt Acknowledge Sequence
Figure 29 illustrates an interrupt acknowledge sequence per-
formed by the 80C286 in response to an INTR input. An
interrupt acknowledge sequence consists of two INTA bus
operations. The first allows a master 82C59A Programmable
Interrupt Controller (PlC) to determine which if any of its
slaves should return the interrupt vector. An eight bit vector
is read on D0-D7 of the 80C286 during the second INTA bus
operation to select an interrupt handler routine from the
interrupt table.
The Master Cascade Enable (MCE) signal of the 82C288 is
used to enable the cascade address drivers during INTA bus
operations (See Figure 29) onto the local address bus for
distribution to slave interrupt controllers via the system
address bus. The 80C286 emits the LOCK signal (active
LOW) during TS of the first INTA bus operation. A local bus
“hold” request will not be honored until the end of the second
INTA bus operation.
Three idle processor clocks are provided by the 80C286
between INTA bus operations to allow for the minimum INTA
to INTA time and CAS (cascade address) out delay of the
82C59A. The second INTA bus operation must always have
at least one extra TC state added via logic controlling
READY. A23-A0 are in three-state OFF until after the first TC
state of the second INTA bus operation. This prevents bus
contention between the cascade address drivers and CPU
address drivers. The extra TC state allows time for the
80C286 to resume driving the address lines for subsequent
bus operations.
80C286
相关PDF资料 |
PDF描述 |
|---|---|
| ISL1532IRZ | IC LINE DRIVER DUAL 24-QFN |
| ISL1536IRZ | IC LINE DRVR DUAL ADSL2+ 16-QFN |
| ISL1539AIRZ | IC VDSL2 LINE DVR AMP 24QFN |
| ISL1539IVEZ | IC VDSL2 LINE DVR AMP 24HTTSOP |
| ISL1557AIRZ | IC LINE DRIVER DUAL 16-QFN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IS80C31 | 制造商:ISSI 制造商全称:Integrated Silicon Solution, Inc 功能描述:CMOS SINGLE CHIP 8-BIT MICROCONTROLLER |
| IS80C31-12 | 制造商:TEMIC 功能描述:MicroController, 8-Bit, 44 Pin, Plastic, PLCC |
| IS80C31-12PL | 制造商:ISSI 制造商全称:Integrated Silicon Solution, Inc 功能描述:CMOS SINGLE CHIP 8-BIT MICROCONTROLLER |
| IS80C31-12PLI | 制造商:ISSI 制造商全称:Integrated Silicon Solution, Inc 功能描述:CMOS SINGLE CHIP 8-BIT MICROCONTROLLER |
| IS80C31-12PQ | 制造商:ISSI 制造商全称:Integrated Silicon Solution, Inc 功能描述:CMOS SINGLE CHIP 8-BIT MICROCONTROLLER |
发布紧急采购，3分钟左右您将得到回复。