参数资料
| 型号： | IS80C286-20 |
| 厂商： | Intersil |
| 文件页数： | 30/60页 |
| 文件大小： | 0K |
| 描述： | IC CPU 16BIT 5V 20MHZ 68-PLCC |
| 标准包装： | 18 |
| 处理器类型： | 80C286 16-位 |
| 速度： | 20MHz |
| 电压： | 5V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 68-LCC（J 形引线） |
| 供应商设备封装： | 68-PLCC（24.23x24.23） |
| 包装： | 管件 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页当前第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页
36
NOTES:
11. Status lines are held at a high impedance logic one by the 80C286 during a HOLD state.
12. Address, M/IO and COD/lNTA may start floating during any TC depending on when internal 80C286 bus arbiter decides to release bus
to external HOLD. The float starts in φ2 of TC.
13. BHE and LOCK may start floating after the end of any TC depending on when internal 80C286 bus arbiter decides to release bus to
external HOLD. The float starts in φ1 of TC.
14. The minimum HOLD to HLDA time is shown. Maximum is one TH longer.
15. The earliest HOLD time is shown. It will always allow a subsequent memory cycle if pending is shown.
16. The minimum HOLD to HLDA time is shown. Maximum is a function of the instruction, type of bus cycle and other machine state (i.e.,
Interrupts, Waits, Lock, etc.).
17. Asynchronous ready allows termination of the cycle. Synchronous ready does not signal ready in this example. Synchronous ready state
is ignored after ready is signaled via the asynchronous input.
FIGURE 28. MULTIBUS WRITE TERMINATED BY ASYNCHRONOUS READY WITH BUS HOLD
VALID
(SEE NOTE 13)
(SEE NOTE 12)
(SEE NOTE 11)
(SEE NOTE 16)
(SEE NOTE 15)
NOT READY NOT READY
(SEE NOTE 17)
READY
(SEE NOTE 17)
DELAY ENABLE
VOH
TH
φ2
φ1
TH
φ2
φ1
TH
φ2
φ1
BUS HOLD ACKNOWLEDGE
TS
φ2
φ1
TC
φ2
φ1
TC
φ2
φ1
TC
φ2
φ1
TI
φ2
φ1
TH
φ2
φ1
BUS HOLD
ACKNOWLEDGE
WRITE CYCLE
BUS CYCLE TYPE
CLK
HOLD
(SEE NOTE 14)
HLDA
S1
S0
A23 - A0
M/IO,
D15 - D0
SRDY +
ARDY +
CMDLY
MWTC
DT/R
ALE
COD/INTA
BHE, LOCK
SRDYEN
ARDYEN
DEN
80
C
286
80C28
4
80
C288
TS - STATUS CYCLE
TC - COMMAND CYCLE
(SEE NOTE 11)
80C286
相关PDF资料 |
PDF描述 |
|---|---|
| ISL1532IRZ | IC LINE DRIVER DUAL 24-QFN |
| ISL1536IRZ | IC LINE DRVR DUAL ADSL2+ 16-QFN |
| ISL1539AIRZ | IC VDSL2 LINE DVR AMP 24QFN |
| ISL1539IVEZ | IC VDSL2 LINE DVR AMP 24HTTSOP |
| ISL1557AIRZ | IC LINE DRIVER DUAL 16-QFN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IS80C31 | 制造商:ISSI 制造商全称:Integrated Silicon Solution, Inc 功能描述:CMOS SINGLE CHIP 8-BIT MICROCONTROLLER |
| IS80C31-12 | 制造商:TEMIC 功能描述:MicroController, 8-Bit, 44 Pin, Plastic, PLCC |
| IS80C31-12PL | 制造商:ISSI 制造商全称:Integrated Silicon Solution, Inc 功能描述:CMOS SINGLE CHIP 8-BIT MICROCONTROLLER |
| IS80C31-12PLI | 制造商:ISSI 制造商全称:Integrated Silicon Solution, Inc 功能描述:CMOS SINGLE CHIP 8-BIT MICROCONTROLLER |
| IS80C31-12PQ | 制造商:ISSI 制造商全称:Integrated Silicon Solution, Inc 功能描述:CMOS SINGLE CHIP 8-BIT MICROCONTROLLER |
发布紧急采购，3分钟左右您将得到回复。