- 您现在的位置：买卖IC网 > PDF目录381957 > IS82C37A (HARRIS SEMICONDUCTOR) RES CHP 2.2K 1/8W 5% PDF资料下载
参数资料
| 型号： | IS82C37A |
| 厂商： | HARRIS SEMICONDUCTOR |
| 元件分类： | DMA控制器 |
| 英文描述： | RES CHP 2.2K 1/8W 5% |
| 中文描述： | 4 CHANNEL(S), 8 MHz, DMA CONTROLLER, PQCC44 |
| 文件页数： | 3/23页 |
| 文件大小： | 204K |
| 代理商： | IS82C37A |
4-194
82C37A
Pin Description
SYMBOL
PIN
NUMBER
TYPE
DESCRIPTION
V
CC
31
V
CC
: is the +5V power supply pin. A 0.1
μ
F capacitor between pins 31 and 20 is recommended for
decoupling.
GND
20
Ground
CLK
12
I
CLOCK INPUT: The Clock Input is used to generate the timing signals which control 82C37A
operations. This input may be driven from DC to 12.5MHz for the 82C37A-12, from DC to 8MHz for
the 82C37A, or from DC to 5MHz for the 82C37A-5. The Clock may be stopped in either state for
standby operation.
CS
11
I
CHIP SELECT: Chip Select is an active low input used to enable the controller onto the data bus for
CPU communications.
RESET
13
I
RESET: This is an active high input which clears the Command, Status, Request, and Temporary
registers, the First/Last Flip-Flop, and the mode register counter. The Mask register is set to ignore
requests. Following a Reset, the controller is in an idle cycle.
READY
6
I
READY: This signal can be used to extend the memory read and write pulses from the 82C37A to
accommodate slow memories or I/O devices. READY must not make transitions during its specified
set-up and hold times. See Figure 12 for timing. READY is ignored in verify transfer mode.
HLDA
7
I
HOLD ACKNOWLEDGE: The active high Hold Acknowledge from the CPU indicates that it has
relinquished control of the system busses. HLDA is a synchronous input and must not transition
during its specified set-up time. There is an implied hold time (HLDA inactive) of TCH from the rising
edge of CLK, during which time HLDA must not transition.
DREQ0-
DREQ3
16-19
I
DMA REQUEST: The DMA Request (DREQ) lines are individual asynchronous channel request
inputs used by peripheral circuits to obtain DMA service. In Fixed Priority, DREQ0 has the highest
priority and DREQ3 has the lowest priority. A request is generated by activating the DREQ line of a
channel. DACK will acknowledge the recognition of a DREQ signal. Polarity of DREQ is
programmable. RESET initializes these lines to active high. DREQ must be maintained until the
corresponding DACK goes active. DREQ will not be recognized while the clock is stopped. Unused
DREQ inputs should be pulled High or Low (inactive) and the corresponding mask bit set.
DB0-DB7
21-23
26-30
I/O
DATA BUS: The Data Bus lines are bidirectional three-state signals connected to the system data
bus. The outputs are enabled in the Program condition during the I/O Read to output the contents
of a register to the CPU. The outputs are disabled and the inputs are read during an I/O Write cycle
when the CPU is programming the 82C37A control registers. During DMA cycles, the most signifi-
cant 8-bits of the address are output onto the data bus to be strobed into an external latch by ADSTB.
In memory-to-memory operations, data from the memory enters the 82C37A on the data bus during
the read-from-memory transfer, then during the write-to-memory transfer, the data bus outputs write
the data into the new memory location.
IOR
1
I/O
I/O READ: I/O Read is a bidirectional active low three-state line. In the Idle cycle, it is an input con-
trol signal used by the CPU to read the control registers. In the Active cycle, it is an output control
signal used by the 82C37A to access data from the peripheral during a DMA Write transfer.
IOW
2
I/O
I/O WRITE: I/O Write is a bidirectional active low three-state line. In the Idle cycle, it is an input con-
trol signal used by the CPU to load information into the 82C37A. In the Active cycle, it is an output
control signal used by the 82C37A to load data to the peripheral during a DMA Read transfer.
相关PDF资料 |
PDF描述 |
|---|---|
| IS82C37A-5 | CMOS High Performance Programmable DMA Controller |
| IS82C55A | 30 AMP MINIATURE POWER RELAY |
| IS82C55A-5 | CMOS Programmable Peripheral Interface |
| IS82C55A | CMOS Programmable Peripheral Interface |
| IS82C55A-5 | CMOS Programmable Peripheral Interface |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IS82C37A-12 | 制造商:HARRIS 制造商全称:HARRIS 功能描述:CMOS High Performance Programmable DMA Controller |
| IS82C37A-5 | 功能描述:外围驱动器与原件 - PCI DMA CONTROLLER IC -4 0+85C 5.0V 5.0MHZ DM RoHS:否 制造商:PLX Technology 工作电源电压: 最大工作温度: 安装风格:SMD/SMT 封装 / 箱体:FCBGA-1156 封装:Tray |
| IS82C50A | 制造商:未知厂家 制造商全称:未知厂家 功能描述:UART |
| IS82C50A-5 | 功能描述:UART 接口集成电路 PERIPH UART/BRG 5V 10MHZ 44PLCC IND RoHS:否 制造商:Texas Instruments 通道数量:2 数据速率:3 Mbps 电源电压-最大:3.6 V 电源电压-最小:2.7 V 电源电流:20 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:LQFP-48 封装:Reel |
| IS82C50A-5Z | 功能描述:UART 接口集成电路 W/ANNEAL PERIPH UART /BRG 5V 10MHZ RoHS:否 制造商:Texas Instruments 通道数量:2 数据速率:3 Mbps 电源电压-最大:3.6 V 电源电压-最小:2.7 V 电源电流:20 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:LQFP-48 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。