- 您现在的位置：买卖IC网 > PDF目录384512 > IS82C50A-5 (INTERSIL CORP) CMOS Asynchronous Communications Element PDF资料下载
参数资料
| 型号： | IS82C50A-5 |
| 厂商： | INTERSIL CORP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | CMOS Asynchronous Communications Element |
| 中文描述： | 1 CHANNEL(S), 625K bps, SERIAL COMM CONTROLLER, PQCC44 |
| 封装： | PLASTIC, MS-018AC, LCC-44 |
| 文件页数： | 11/21页 |
| 文件大小： | 101K |
| 代理商： | IS82C50A-5 |
11
TRANSMITTER HOLDING REGISTER (THR)
The Transmitter Holding Register (THR) holds parallel data
from the data bus (D0-D7) until the Transmitter Shift Register
is empty and ready to accept a new character for transmis-
sion. The transmitter and receiver word length and number
of stop bits are the same. If the character is less than eight
bits, unused bits at the microprocessor data bus are ignored
by the transmitter.
Data Bit 0 (THR(0)) is the first serial data bit transmitted. The
THRE flag (LSR(5)) reflect the status of the THR. The TEMT
flag (LSR(6)) indicates if both the THR and TSR are empty.
THR Bits 0 thru 7
THR (0)
THR (1)
THR (2)
THR (3)
THR (4)
THR (5)
THR (6)
THR (7)
SCRATCHPAD REGISTER (SCR)
This 8-bit Read/Write register has no effect on the 82C50A.
It is intended as a scratchpad register to be used by the pro-
grammer to hold data temporarily.
SCR Bits 0 thru 7
SCR (0)
SCR (1)
SCR (2)
SCR (3)
SOR (4)
SCR (5)
SOR (6)
SCR (7)
Interrupt Structure
INTERRUPT IDENTIFICATION REGISTER (IIR)
The 82C50A has interrupt capability for interfacing to current
microprocessors. In order to minimize software overhead
during data character transfers, the 82C50A prioritizes
interrupts into four levels. The four levels of interrupt condi-
tions are as follows:
1. Receiver Line Status (Priority 1)
2. Received Data Ready (Priority 2)
3. Transmitter Holding Register Empty (Priority 3)
4. Modem Status (Priority 4).
Information indicating that a prioritized interrupt is pending
and the type of interrupt is stored in the Interrupt Identifica-
tion Register (IIR). When addressed during chip select time,
the lIR indicates the highest priority interrupt pending. No
other interrupts are acknowledged until the interrupt is ser-
viced by the CPU. The contents of the lIR are indicated in
Table 2 and are described below.
IIR(0):
IIR(0) can be used in either a hardwired prioritized or
polled environment to indicate whether an interrupt is pend-
ing. When IIR(0) is low, an interrupt is pending, and the lIR
contents may be used as a pointer to the appropriate inter-
rupt service routine. When lIR(0) is high, no interrupt is
pending.
IlR(1) and IIR(2):
llR(1) and IlR(2) are used to identify the
highest priority interrupt pending as indicated in Table 2.
lIR(3) - IIR(7):
These five bits of the lIR are logic 0.
INTERRUPT ENABLE REGISTER (IER)
The Interrupt Enable Register (IER) is a Write register used
to independently enable the four 82C50A interrupts which
activate the interrupt (lNTRPT) output. All interrupts are dis-
abled by resetting IER(0) - IER(3) of the Interrupt Enable
Register. Interrupts are enabled by setting the appropriate
bits of the IER high. Disabling the interrupt system inhibits
the Interrupt Identification Register and the active (high)
INTRPT output. All other system functions operate in their
normal manner, including the setting of the Line Status and
Data Bit 0
Data Bit 1
Data Bit 2
Data Bit 3
Data Bit 4
Data Bit 5
Data Bit 6
Data Bit 7
Data Bit 0
Data Bit 1
Data Bit 2
Data Bit 3
Data Bit 4
Data Bit 5
Data Bit 6
Data Bit 7
TABLE 2. INTERRUPT IDENTIFICATION REGISTER
INTERRUPT IDENTIFICATION
INTERRUPT SET AND RESET FUNCTIONS
BIT 2
BIT 1
BIT 0
PRIORITY
LEVEL
INTERRUPT
FLAG
INTERRUPT
SOURCE
INTERRUPT
RESET CONTROL
X
X
1
None
None
1
1
0
First
Receiver Line
Status
OE, PE, FE, or
BI
LSR Read
1
0
0
Second
Received Data
Available
Receiver Data
Available
RBR Read
0
1
0
Third
THRE
THRE
IIR Read if THRE is the
Interrupt Source or
THR Write
0
0
0
Fourth
Modem Status
CTS, DSR, RI,
DCD
MSR Read
NOTE: X = Not Defined, May Be 0 or 1
82C50A
相关PDF资料 |
PDF描述 |
|---|---|
| IS82C52 | CMOS Serial Controller Interface |
| IS82C54 | CMOS Programmable Interval Timer |
| IS82C54-10 | CMOS Programmable Interval Timer |
| IS82C54-12 | CMOS Programmable Interval Timer |
| IS82C82 | CMOS Octal Latching Bus Driver |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IS82C50A-5Z | 功能描述:UART 接口集成电路 W/ANNEAL PERIPH UART /BRG 5V 10MHZ RoHS:否 制造商:Texas Instruments 通道数量:2 数据速率:3 Mbps 电源电压-最大:3.6 V 电源电压-最小:2.7 V 电源电流:20 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:LQFP-48 封装:Reel |
| IS82C52 | 功能描述:UART 接口集成电路 PERIPH UART/BRG 5V 16MHZ 28PLCC IND RoHS:否 制造商:Texas Instruments 通道数量:2 数据速率:3 Mbps 电源电压-最大:3.6 V 电源电压-最小:2.7 V 电源电流:20 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:LQFP-48 封装:Reel |
| IS82C52/TR100/BAE | 制造商:Intersil Corporation 功能描述:PERIPH UART/BRG 5V 16MHZ 28PLCC IND - Tape and Reel |
| IS82C5296 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| IS82C52R2490 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
发布紧急采购，3分钟左右您将得到回复。