参数资料
| 型号： | ISL2671286IBZ |
| 厂商： | Intersil |
| 文件页数： | 4/15页 |
| 文件大小： | 0K |
| 描述： | IC ADC 12BIT SPI/SRL 20K 8SOIC |
| 标准包装： | 980 |
| 位数： | 12 |
| 采样率（每秒）： | 20k |
| 数据接口： | 串行，SPI? |
| 转换器数目： | 1 |
| 功率耗散（最大）： | 1.4mW |
| 电压电源： | 单电源 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 8-SOIC（0.154"，3.90mm 宽） |
| 供应商设备封装： | 8-SOIC |
| 包装： | 管件 |
| 输入数目和类型： | 1 个伪差分，单极 |
ISL2671286
12
FN7863.0
November 1, 2011
activated. After reset is complete, a single dummy cycle lasting
one conversion must be executed to initialize the switched
capacitor track and hold. Once the dummy cycle is complete, the
ADC mode is determined by the state of CS/SHDN. At this point,
switching between dynamic and static modes is controlled by
CS/SHDN, with no delay required between states.
POWER vs THROUGHPUT RATE
The ISL2671286 power consumption is reduced slightly at lower
conversion rates. Figure 29 shows the typical power consumption
over a wide range of throughput rates.
Serial Digital Interface
The ISL2671286 communicates using a 3-wire serial interface.
DCLOCK synchronizes the data transfer, with each bit
transmitted on the falling DCLOCK edge and captured on the
rising DCLOCK edge in the receiving system. A falling CS/SHDN
initiates data transfer, as shown in Figure 3. After CS/SHDN falls,
the second DCLOCK pulse enables DOUT. After one null bit, the
A/D conversion result is output on the DOUT line. Bringing
CS/SHDN high resets the ISL2671286 for the next data
exchange.
Figure 3 shows a detailed timing diagram for the serial interface.
The serial clock provides the conversion clock and controls the
transfer of data during conversion. CS/SHDN initiates the
conversion process and frames the data transfer. The falling
edge of CS/SHDN puts the track-and-hold into hold mode and
takes the bus out of three-state. The analog input is sampled and
the conversion initiated at this point.
The conversion result from the ISL2671286 is provided on DOUT
output as a serial data stream. The bits are clocked out on the
falling of the SCLK input. The output coding is two’s complement.
Applications Information
Analog Input Filtering
A low-pass, anti-alias filter is recommended to optimize
performance, as shown in Figure 31. The capacitive input
switching currents are averaged into a net DC current by CFILT. It
is recommended that a high-quality capacitor with low voltage
and temperature coefficients, such as C0G/NP0, be used. A
small series resistance value minimizes voltage drops across the
resistor.
Reduced Reference Operation
The ISL2671286 exhibits good linearity and gain over a wide
operating at low values of VREF, offset errors and noise must be
considered because of the reduced LSB size.
Input errors can have a larger impact on performance when
operating the ADC with a reduced reference voltage, since LSB
size is proportional to VREF. Figure 8 shows how the offset in
LSBs is related to reference voltage for a typical value of VOS. For
example, a VOS of 100V is 0.082 LSB with a 5V reference. If
VREF is reduced to 1V, the same 100V offset is 0.41 LSB, and it
increases to 2.05 LSB with a 0.2V reference. The offset can be
corrected digitally after conversion, or an opposing bias can be
applied to the –IN pin (within the allowable range according to
Similarly, total input referred noise appears as a larger fraction of
an LSB when operating at reduced VREF values. Attention should
be paid to the output noise of the driving amplifier, and proper
filtering should be applied to limit the noise that aliases in the
Nyquist zone. Averaging multiple readings can improve
performance if the application conditions allow.
Grounding and Layout
The printed circuit board that houses the ISL2671286 should be
designed so that the analog and digital sections are separated
FIGURE 29. SUPPLY CURRENT vs SAMPLE RATE
1
10
100
1000
0.1
1.0
10
100
SAMPLE RATE (kHz)
SUP
P
LY
CUR
RE
NT
(A)
TA = 25°C
VCC = +5V
VREF = +5V
fCLK = 16 x fSAMPLE
FIGURE 30. SHUTDOWN CURRENT vs SAMPLE RATE
0
1
2
3
4
5
6
0.1
1.0
10
100
SAMPLE RATE (kHz)
TA = 25°C
VCC = +5V
VREF = +5V
fCLK = 16 x fSAMPLE
CSB = LOW
(GND)
CSB = HIGH
(VCC)
SUPP
LY
C
URRENT
(A)
FIGURE 31. INPUT FILTERING
ISL2671286
+IN
–IN
VIN
CFILT
RFILT
IDC
相关PDF资料 |
PDF描述 |
|---|---|
| ISL26712IRTZ | IC ADC 12BIT SAR 1MSPS 8-TDFN |
| ISL267450AIUZ | IC INTERFACE |
| ISL267817IUZ | IC INTERFACE |
| ISL32272EIVZ-T | IC TX RS422 QUAD 16TSSOP |
| ISL32273EIVZ | IC RCVR RS485/422 QD ESD 16TSSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ISL2671286IBZ-T | 功能描述:模数转换器 - ADC 12 BIT SINGLE ENDED 20KHZ SAR ADC RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| ISL2671286IBZ-T7A | 功能描述:模数转换器 - ADC 12 BIT SNG ENDED 20K HZ SAR ADC 8LD RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| ISL26712IHZ-T | 制造商:Intersil Corporation 功能描述:12 BIT 1MSPS SAR ADC IN 8 LEAD SOT-23, T&R (PROPRIETARY) - Tape and Reel 制造商:Intersil Corporation 功能描述:IC ADC 12BIT SPI/SRL 1M 8SOT-23 制造商:Intersil 功能描述:12 Bit 1MSPS SAR ADC in 8 Lead SOT-23, T |
| ISL26712IHZ-T7A | 制造商:Intersil Corporation 功能描述:12 BIT 1MSPS SAR ADC IN 8 LEAD SOT-23, 250PC T&R (PROPRIETAR - Tape and Reel 制造商:Intersil Corporation 功能描述:IC ADC 12BIT SPI/SRL 1M 8SOT-23 制造商:Intersil 功能描述:12 Bit 1MSPS SAR ADC in 8 Lead SOT-23, 2 |
| ISL26712IRTZ | 功能描述:IC ADC 12BIT SAR 1MSPS 8-TDFN RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:250 系列:- 位数:12 采样率（每秒）:1.8M 数据接口:并联 转换器数目:1 功率耗散（最大）:1.82W 电压电源:模拟和数字 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-LQFP 供应商设备封装:48-LQFP（7x7） 包装:管件 输入数目和类型:2 个单端，单极 |
发布紧急采购，3分钟左右您将得到回复。