参数资料
型号: ISL51002CQZ-150
厂商: INTERSIL CORP
元件分类: 消费家电
英文描述: 10-Bit Video Analog Front End (AFE) with Measurement and Auto-Adjust Features
中文描述: SPECIALTY CONSUMER CIRCUIT, PQFP128
封装: 14 X 20 MM, ROHS COMPLIANT, PLASTIC, MS-022, MQFP-128
文件页数: 14/32页
文件大小: 360K
代理商: ISL51002CQZ-150
14
December 22, 2006
0x19
Red Offset LSB,(0x00)
5:0
N/A
7:6
Red Offset LSB
2 LSBs of 10-bit offset word
0x1A
Green Offset MSB, (0x80)
7:0
Green Offset MSB
ABLC off: upper 8 bits to Green offset DAC
ABLC enabled: Green digital offset
(See Red Offset)
0x1B
Green Offset LSB, (0x00)
5:0
N/A
7:6
Green Offset LSB
See Red Offset
0x1C
Blue Offset MSB, (0x80)
7:0
Blue Offset MSB
ABLC off: upper 8 bits to Blue offset DAC
ABLC enabled: Blue digital offset
(See Red Offset)
0x1D
Blue Offset LSB, (0x00)
5:0
N/A
7:6
Blue Offset LSB
See Red Offset
0x1E
PLL Htotal MSB,(0x06)
5:0
PLL Htotal MSB
14-bit HTOTAL
PLL updated on LSB write only.
0x1F
PLL Htotal LSB,(0x98)
7:0
PLL Htotal LSB
PLL updated on LSB write only. SXGA default
0x20
PLL Phase,
(0x00)
5:0
PLL Sampling Phase
Used to control the phase of the ADC’s sample point relative
to the period of a pixel. Adjust to obtain optimum image quality.
One step = 5.625° (1.56% of pixel period).
0x21
PLL Pre-coast, (0x04)
7:0
Pre-coast
Number of lines the PLL will coast prior to the start of VSYNC.
0x22
PLL Post-coast, (0x04)
7:0
Post-coast
Number of lines the PLL will coast after the end of VSYNC.
0x23
PLL Misc, (0x00)
0
PLL Lock Edge HSYNC
0: PLL locks to trailing edge of selected HSYNC (default)
1: PLL locks to leading edge of selected HSYNC
1
CLKINV ENABLE
0: CLKINV input ignored
1: CLKINV input enabled
2
Ext Coast SEL
0: Internal COAST generation
1: External COAST source
3
Ext Coast POL
0: Active high external COAST
1: Active low external COAST
4
EXT CLOCK
0: Internal pixel clock from DPLL
1: External pixel clock from EXTCLKin pin
0x24
DC Restore and ABLC
starting pixel MSB, (0x00)
5:0
DC Restore and ABLC
starting pixel (MSB)
Pixel after Raw HSYNC trailing edge to begin DC restore and
ABLC. 14 bits.
0x25
DC Restore and ABLC
starting pixel LSB, (0x02)
7:0
DC Restore and ABLC
starting pixel (LSB)
0x26
DC Restore Clamp Width,
(0x10)
7:0
DC Restore clamp width
Only applies to DC restore clamp used for AC-coupled
configurations. A value of 0x00 means the clamp DAC is
never connected to the input.
Register Listing
(Continued)
ADDRESS
REGISTER
(DEFAULT VALUE)
BITS
FUNCTION NAME
DESCRIPTION
ISL51002
相关PDF资料
PDF描述
ISL51002CQZ-165 10-Bit Video Analog Front End (AFE) with Measurement and Auto-Adjust Features
ISL51002EVALZ 10-Bit Video Analog Front End (AFE) with Measurement and Auto-Adjust Features
ISL51002 10-Bit Video Analog Front End (AFE) with Measurement and Auto-Adjust Features(具有测量和音频调节功能的10-Bit视频模拟前端(AFE))
ISL5120IHZ-T Low-Voltage, Single Supply, Dual SPST, SPDT Analog Switches
ISL5120IH-T Low-Voltage, Single Supply, Dual SPST, SPDT Analog Switches
相关代理商/技术参数
参数描述
ISL51002CQZ-165 功能描述:IC FRONT END 10BIT VID 128-MQFP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模拟前端 (AFE) 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 位数:- 通道数:2 功率(瓦特):- 电压 - 电源,模拟:3 V ~ 3.6 V 电压 - 电源,数字:3 V ~ 3.6 V 封装/外壳:32-VFQFN 裸露焊盘 供应商设备封装:32-QFN(5x5) 包装:带卷 (TR)
ISL51002EVALZ 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:10-Bit Video Analog Front End (AFE) with Measurement and Auto-Adjust Features
ISL51002-EVALZ 功能描述:EVAL BOARD FOR ISL51002 RoHS:是 类别:编程器,开发系统 >> 评估演示板和套件 系列:* 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- 主要目的:电源管理,电池充电器 嵌入式:否 已用 IC / 零件:MAX8903A 主要属性:1 芯锂离子电池 次要属性:状态 LED 已供物品:板
ISL5100A 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Quad 18V Pin Electronics Driver/Window Comparator
ISL5101IB 制造商:Intersil Corporation 功能描述: