- 您现在的位置：买卖IC网 > PDF目录11343 > ISL54233IRUZ-T7A (Intersil)IC INTERFACE PDF资料下载
参数资料
| 型号： | ISL54233IRUZ-T7A |
| 厂商： | Intersil |
| 文件页数： | 2/18页 |
| 文件大小： | 0K |
| 描述： | IC INTERFACE |
| 标准包装： | 1 |
| 功能： | 多路复用器 |
| 电路： | 1 x 3:1 |
| 导通状态电阻： | 15 欧姆 |
| 电压电源： | 单电源 |
| 电压 - 电源，单路/双路(±)： | 2.7 V ~ 4.6 V |
| 电流 - 电源： | 6.5µA |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 12-UFQFN |
| 供应商设备封装： | 12-uTQFN（2.2x1.4） |
| 包装： | 标准包装 |
| 其它名称： | ISL54233IRUZ-T7ADKR |
ISL54233
10
FN7918.0
December 21, 2011
BOARD LAYOUT GUIDELINES
The ISL54233 device must be soldered directly onto the
PCB board. No IC sockets can be used. Their parasitic
impedance will degrade the frequency performance.
The signal traces (1D+, 1D-, 2D+, 2D-, 3D+, 3D-, COM- and
COM+) must have a controlled (characteristic) impedance of
50 ±5%
. Tight control on trace width and dielectric
thickness must be followed to get 50 lines. Impedance
tests results for controlled lines should be requested from
the board fabrication house.
A four layer PCB board: Signal (top) layer), Thin-Dielectric,
GND (2nd layer), Thick-Dielectric, GND (3rd layer),
Thin-Dielectric, Signal (Bottom layer) is required to achieve
50 traces. The top and bottom thin-dielectric are Nelco
4000-13 or Rogers 4350 core type material. The center
thick-dielectric is FR4 pre-preg material.
Figure 10 illustrates the material and sequencing of the
layers. The dimensions called out are those required to
achieve 50 microstrip for the signal traces.
Route all controlled impedance signal lines on the top
(signal) layer with no vias or through holes. Vias or through
holes make it difficult to maintain a controlled impedance
and tend to generate reflections.
The signal trace lengths should be as short ( <1 inch from
SMA connector to the switch pin) and straight as possible. If
it becomes necessary to turn 90°, use two 45° turns or an
arc instead of making a single 90° turn. This reduces
reflections on the signal by minimizing impedance
discontinuities.
Use Edge - Launch SMA connectors for all signal lines. The
SMA connector terminal should be tapered to the signal
trace.
Ground stitching should be done along signal traces and
around SMA ground connectors. This helps to isolate the
trace in a ground conduit. This reduces capacitive coupling
between traces and provides a good return path for the
signal.
Use dry film solder mask. Clear the solder mask from signal
trace.
Power and/or logic lines can be run on the bottom layer.
Logic lines should be routed away from the signal lines. This
will minimize capacitive coupling from the logic lines.
A 4.7F capacitor is placed from VCC to GND where the power
is brought onto the board. It keeps any low frequency noise
from getting on the board. Since a bulk capacitor will look
inductive at higher frequencies, an additional 0.1F capacitor
is placed across the supply lines. A 0.01F decoupling
capacitor needs to be connected from the VDD pin to ground
of the ISL54233 part to filter out any power supply noise from
entering the part. The capacitor should be a RF type chip
capacitor and should be located as close to the VDD pin as
possible. Note: RF type capacitors have a smaller foot-print
than regular capacitors.
FIGURE 10. FOUR LAYER BOARD STACK-UP
TOP (SIGNAL) LAYER
GND LAYER
FR4 PRE-PREG
GND LAYER
BOTTOM LAYER
5 mil
52 mil
5 mil
10 mil
ROGERS 4350 CORE
ROGERS 4350 CORE
TRACE
GND
相关PDF资料 |
PDF描述 |
|---|---|
| DSPIC30F4011T-20E/ML | IC DSPIC MCU/DSP 48K 44QFN |
| PIC16C57-HS/SS | IC MCU OTP 2KX12 28SSOP |
| PIC16C57-HSI/SP | IC MCU OTP 2KX12 28DIP |
| PIC16C924-04I/L | IC MCU OTP 4KX14 LCD DVR 68PLCC |
| DSPIC33FJ64MC508A-E/PT | IC DSPIC MCU/DSP 64K 80-TQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ISL54301IRZ | 制造商:Intersil Corporation 功能描述:QUAD SPST WITH SERIAL INTERFACE, 4X4 QFN - Rail/Tube 制造商:Intersil 功能描述:QD SPST W/SERIAL INTERFACE 4X4 |
| ISL54301IRZ-T | 制造商:Intersil Corporation 功能描述:QUAD SPST WITH SERIAL INTERFACE, 4X4 QFN - Tape and Reel 制造商:Intersil 功能描述:QD SPST W/SERIAL INTERFACE 4X4 |
| ISL54302 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:12V, 1.5OHM Quad SPST Switch with Latched Parallel Interface |
| ISL54302IRZ | 功能描述:IC SWITCH QUAD SPST 20QFN RoHS:是 类别:集成电路 (IC) >> 接口 - 模拟开关，多路复用器，多路分解器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:36 系列:- 功能:多路复用器 电路:2 x 4:1 导通状态电阻:75 欧姆 电压电源:单/双电源 电压 - 电源，单路/双路(±):2 V ~ 12 V，±2 V ~ 6 V 电流 - 电源:- 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:20-SOIC（0.295"，7.50mm 宽） 供应商设备封装:20-SOIC W 包装:管件 |
| ISL54302IRZ-T | 功能描述:IC SWITCH QUAD SPST 20QFN RoHS:是 类别:集成电路 (IC) >> 接口 - 模拟开关，多路复用器，多路分解器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:36 系列:- 功能:多路复用器 电路:2 x 4:1 导通状态电阻:75 欧姆 电压电源:单/双电源 电压 - 电源，单路/双路(±):2 V ~ 12 V，±2 V ~ 6 V 电流 - 电源:- 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:20-SOIC（0.295"，7.50mm 宽） 供应商设备封装:20-SOIC W 包装:管件 |
发布紧急采购，3分钟左右您将得到回复。