- 您现在的位置：买卖IC网 > PDF目录383135 > ISL5586DIM (INTERSIL CORP) Low Power Ringing SLIC for Home Gateways PDF资料下载
参数资料
| 型号： | ISL5586DIM |
| 厂商： | INTERSIL CORP |
| 元件分类： | 模拟传输电路 |
| 英文描述： | Low Power Ringing SLIC for Home Gateways |
| 中文描述： | TELECOM-SLIC, PQCC28 |
| 封装： | PLASTIC, MS-018AB, LCC-28 |
| 文件页数： | 12/20页 |
| 文件大小： | 497K |
| 代理商： | ISL5586DIM |
4-12
The terms t
R
and t
S
represent the cadence. The ringing
interval is t
R
and the silent interval is t
S
. A typical cadence
ratio t
R
:t
S
is 1:2.
The quiescent power of the device in the Ringing mode is
defined in Equation 32.
The total power during the ringing interval is the sum of the
quiescent power and loading power:
For sinusoidal waveforms, the average current, I
AVG
, is
defined in Equation 34.
The silent interval power dissipation will be determined by
the quiescent power of the selected operating mode.
Forward Loop Back Mode
Overview
The Forward Loop Back mode (FLB, 101) provides test
capability for the SLIC. An internal signal path is enabled
allowing for both DC and AC verification by the connection of
an internal 600 ohm resistor across Tip and Ring. This
internal terminating resistor has a tolerance of
±
10% at room
temperature. The device is intended to operate from only the
low battery during this mode.
Architecture
When the forward loop back mode is initiated internal
switches connect a 600
load across the outputs of the Tip
and Ring amplifiers as shown below.
DC Verification
When the internal signal path is provided, DC current will
flow from Tip to Ring. The DC current will force DET low,
indicating the presence of loop current. In addition to
verifying device functionality, toggling the logic output
verifies the interface to the system controller.
AC Verification
The entire AC loop of the device is active during the forward
loop back mode. Therefore a 4-wire to 4-wire level test
capability is provided. Depending on the transhybrid balance
implementation, test coverage is provided by a one or two
step process.
System architectures which cannot disable the transhybrid
function would require a two step process. The first step
would be to send a test tone to the device while on hook and
not in forward loop back mode. The return signal amplitude
would be the test signal amplitude times the gain of the
transhybrid amplifier. Since the device would not be
terminated in the on hook mode, cancellation would not
occur. The second step would be to program the device to
FLB mode and resend the test tone. The return signal would
be much lower in amplitude than the first step, indicating the
device was active and the internal termination attenuated the
return signal.
System architectures which can disable the transhybrid
function would achieve test coverage with a signal step.
Once the transhybrid function is disabled the SLIC can be
programmed to the FLB mode and the test tone can be sent.
The return signal level is determined by the 4-wire to 4-wire
gain of the SLIC times the amplitude of the signal sent.
Tip Open/Ground Start Mode
Overview
The Tip Open mode (TO, 110) is intended for compatibility
with PBX type interfaces. The device does not provide
transmission capability in this mode which is intended for idle
line conditions. Loop supervision is provided by the switch
hook detector and either high or low battery operation is
supported.
Functionality
During Tip Open operation, the Tip switch is disabled and
the Ring switch is enabled. The minimum Tip impedance is
30k
. The only active path through the device will be
through the Ring switch.
In keeping with the MTU characteristics of the device, Ring
will not exceed -56V when operating from the high battery.
Though MTU does not apply to Tip Open, safety
requirements are satisfied.
P
r Q
)
V
BH
I
BHQ
×
V
BL
I
BLQ
×
V
CC
I
CCQ
×
+
+
=
(EQ. 32)
P
r
P
r Q
)
V
BH
I
AVG
×
V
2
REN
R
LOOP
----------------+
–
+
=
(EQ. 33)
I
AVG
π
V
REN
2
×
LOOP
----------------+
=
(EQ. 34)
FIGURE 9. FORWARD LOOP BACK INTERNAL TERMINATION
RING AMP
TIP AMP
RING
TIP
600
ISL5586
相关PDF资料 |
PDF描述 |
|---|---|
| ISL56292IN | Dual 8-bit, +3.3V, 130/210MSPS, CommLink TM High Speed D/A Converter |
| ISL5629IN | Dual 8-bit, +3.3V, 130/210MSPS, CommLink TM High Speed D/A Converter |
| ISL5629EVAL1 | Dual 8-bit, +3.3V, 130/210MSPS, CommLink TM High Speed D/A Converter |
| ISL5629 | Dual 8-bit, +3.3V, 130/210+MSPS, High Speed D/A Converter(双路8位, +3.3V, 130/210+MSPS, 高速D/A转换器) |
| ISL56402IN | 3V Dual 8-Bit, 20/40/60MSPS A/D Converter with Internal Voltage Reference |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ISL5586DIMZ | 功能描述:IC SLIC RINGING LP HOME 28-PLCC RoHS:是 类别:集成电路 (IC) >> 接口 - 电信 系列:RSLIC18 产品培训模块:Lead (SnPb) Finish for COTS 产品变化通告:Product Discontinuation 06/Feb/2012 标准包装:750 系列:* |
| ISL5586EVAL1 | 制造商:Intersil Corporation 功能描述:DEV TOOL, EVAL BD FOR LOW PWR RINGING SLIC FOR HOME GATEWAYS - Bulk |
| ISL5586FCM | 制造商:Rochester Electronics LLC 功能描述:RINGING SLIC FOR RESIDENTIAL HOME GATEWAYS 75V/53DB - Bulk 制造商:Intersil Corporation 功能描述: |
| ISL5586FCMT | 制造商:INTERSIL 功能描述:New |
| ISL5586FCMZ | 制造商:Intersil 功能描述:RINGING SLIC FORSIDE HOME GATEWAYS 75V |
发布紧急采购，3分钟左右您将得到回复。