参数资料
型号: ISL6219ACAZ-T
厂商: Intersil
文件页数: 15/17页
文件大小: 0K
描述: IC REG CTRLR BUCK PWM VM 28-QSOP
标准包装: 2,500
PWM 型: 电压模式
输出数: 3
频率 - 最大: 1.5MHz
占空比: 75%
电源电压: 4.75 V ~ 5.25 V
降压:
升压:
回扫:
反相:
倍增器:
除法器:
Cuk:
隔离:
工作温度: -10°C ~ 85°C
封装/外壳: 28-SSOP(0.154",3.90mm 宽)
包装: 带卷 (TR)
ISL6219A
C 1 = -----------------------------------------
V PP ? 2 π ? f 0 f HF LC
R C = ----------------------------------------------------------------------
Δ V ≈ ( ESL ) ----- + ( ESR ) Δ I
R 1 = R FB -----------------------------------------
( 2 π ) 0 HF LCR FB V PP
C 2 = -------------------------------------------------------------------
.
LC – C ( ESR )
R FB
2
? ?
? ?
0.75 V IN 2 π f HF ? LC – 1 ?
C ( ESR )
LC – C ( ESR )
0.75V IN
2 f f
Neglecting the contribution of inductor current and regulator
response, the output voltage initially deviates by an amount:
di
dt
(EQ. 19)
The filter capacitor must have sufficiently low ESL and ESR
so that Δ V < Δ V MAX .
Most capacitor solutions rely on a mixture of high-frequency
capacitors with relatively low capacitance in combination
with bulk capacitors having high capacitance but limited
high-frequency performance. Minimizing the ESL of the
high-frequency capacitors allows them to support the output
f 0 ? 1 – ----------------------------- ?
2 π V PP R
2 π f HF LC ? ?
0.75V IN
C C = ----------------------------------------------------------------------------------
? ?
1
FB ?
?
(EQ. 18)
voltage as the current increases. Minimizing the ESR of the
bulk capacitors allows them to supply the increased current
with less output voltage deviation.
The ESR of the bulk capacitors also creates the majority of
the output-voltage ripple. As the bulk capacitors sink and
In Equation 18, L is the per-channel filter inductance divided
by the number of active channels; C is the sum total of all
output capacitors; ESR is the equivalent-series resistance of
the bulk output-filter capacitance; and V PP is the peak-to-
peak sawtooth signal amplitude as described in Figure 5 and
source the inductor ac ripple current (see Interleaving and
Equation 2), a voltage develops across the bulk-capacitor
ESR equal to I PP (ESR). Thus, once the output capacitors
are selected, the maximum allowable ripple voltage,
V PP(MAX) , determines the a lower limit on the inductance.
? V ?
Electrical Specifications on page 5.
OUTPUT FILTER DESIGN
The output inductors and the output capacitor bank together
? IN – N V OUT ? V OUT
L ≥ ( ESR ) ------------------------------------------------------------
f S V IN V PP ( MAX )
(EQ. 20)
form a low-pass filter responsible for smoothing the pulsating
voltage at the phase nodes. The output filter also must
provide the transient energy during the interval of time after
the beginning of the transient until the regulator can fully
respond. Because it has a low bandwidth compared to the
switching frequency, the output filter necessarily limits the
system transient response leaving the output capacitor bank
to supply or sink load current while the current in the output
Since the capacitors are supplying a decreasing portion of
the load current while the regulator recovers from the
transient, the capacitor voltage becomes slightly depleted.
The output inductors must be capable of assuming the entire
load current before the output voltage decreases more than
Δ V MAX . This places an upper limits on inductance.
L ≤ --------------------- Δ V MAX – Δ I ( ESR )
L ≤ -------------------------- Δ V MAX – Δ I ( ESR ) ? V IN – V O ?
( Δ I ) 2
inductors increases or decreases to meet the demand.
In high-speed converters, the output capacitor bank is
usually the most costly (and often the largest) part of the
circuit. Output filter design begins with minimizing the cost of
this part of the circuit. The critical load parameters in
choosing the output capacitors are the maximum size of the
load step, Δ I; the load-current slew rate, di/dt; and the
2NCV O
( Δ I ) 2
( 1.25 ) NC
? ?
(EQ. 21)
(EQ. 22)
maximum allowable output-voltage deviation under transient
loading, Δ V MAX . Capacitors are characterized according to
their capacitance, ESR, and ESL (equivalent series
inductance).
At the beginning of the load transient, the output capacitors
supply all of the transient current. The output voltage will
initially deviate by an amount approximated by the voltage
drop across the ESL. As the load current increases, the
voltage drop across the ESR increases linearly until the load
current reaches its final value. The capacitors selected must
have sufficiently low ESL and ESR so that the total output
voltage deviation is less than the allowable maximum.
15
Equation 22 gives the upper limit on L for the cases when the
trailing edge of the current transient causes a greater output-
voltage deviation than the leading edge. Equation 21
addresses the leading edge. Normally, the trailing edge dictates
the selection of L because duty cycles are usually less than
50%. Nevertheless, both inequalities should be evaluated, and
L should be selected based on the lower of the two results. In
each equation, L is the per-channel inductance, C is the total
output capacitance, and N is the number of active channels.
FN9093.1
March 20, 2007
相关PDF资料
PDF描述
ISL6223CAZA IC REG CTRLR BUCK PWM 20-SSOP
ISL6224CA-T IC REG CTRLR BUCK PWM CM 16-SSOP
ISL6225CA-T IC CTRLR DDR DRAM, SDRAM 28QSOP
ISL6227CA-T IC CONTROLLER DDR, DDR2 28QSOP
ISL6228IRTZ IC REG CTRLR BUCK PWM 28-TQFN
相关代理商/技术参数
参数描述
ISL6219CA 制造商:Rochester Electronics LLC 功能描述:- Bulk
ISL6219CA-T 制造商:Rochester Electronics LLC 功能描述: 制造商:Intersil Corporation 功能描述:
ISL6220DWF2E WAF 制造商:Harris Corporation 功能描述:
ISL6223 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Mobile Microprocessor CORE Voltage Regulator Multi-Phase Buck PWM Controller
ISL6223CA 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Mobile Microprocessor CORE Voltage Regulator Multi-Phase Buck PWM Controller