参数资料
| 型号： | ISL6219ACAZ-T |
| 厂商： | Intersil |
| 文件页数： | 4/17页 |
| 文件大小： | 0K |
| 描述： | IC REG CTRLR BUCK PWM VM 28-QSOP |
| 标准包装： | 2,500 |
| PWM 型： | 电压模式 |
| 输出数： | 3 |
| 频率 - 最大： | 1.5MHz |
| 占空比： | 75% |
| 电源电压： | 4.75 V ~ 5.25 V |
| 降压： | 是 |
| 升压： | 无 |
| 回扫： | 无 |
| 反相： | 无 |
| 倍增器： | 无 |
| 除法器： | 无 |
| Cuk： | 无 |
| 隔离： | 无 |
| 工作温度： | -10°C ~ 85°C |
| 封装/外壳： | 28-SSOP（0.154"，3.90mm 宽） |
| 包装： | 带卷 (TR) |
ISL6219A
Functional Pin Descriptions
VID0, VID1, VID2, VID3, VID4 (Pins 1, 2, 3, 4, 5)
These are the inputs to the internal DAC that provide the
reference voltage for output regulation. Each pin has an
internal 20 μ A pull-up current source to 2.5V making the parts
compatible with CMOS and TTL logic from 5V down to 2.5V.
When a VID change is detected the reference voltage slowly
ramps up or down to the new value in 25mV steps. Connect
these pins to either open-drain or active-pull-up type outputs.
Pulling these pins above 2.9V can cause a reference offset
inaccuracy.
FS/EN (Pin 7)
This is a dual function pin. A resistor placed from FS/EN to
ground sets the switching frequency. There is an inverse
relationship between the value of the resistor and the
switching frequency. This pin can also be used to disable the
controller. To disable the controller, pull this pin below 1V.
FB (Pin 8) and COMP (Pin 9)
The internal error amplifier ’s inverting input and output
respectively. These pins are connected to an external R-C
network to compensate the regulator.
4
GND (Pin 14)
Bias and signal ground for the IC.
VSEN (Pin 15)
Power good monitor input. Connect to the microprocessor
CORE voltage.
PWM3, PWM2, PWM1 (Pins 18, 21, 22)
Pulse-width modulation outputs. These logic outputs tell the
driver IC(s) when to turn the MOSFETs on and off.
ISEN3, ISEN2, ISEN1 (PINS 19, 20, 23)
Current sense inputs. A resistor connected between these
pins and the respective phase nodes has a current
proportional to the current in the lower MOSFET during its
conduction interval. The current is used as a reference for
channel balancing, load sharing, protection, and load-line
regulation.
PGOOD (Pin 25)
Power good. This pin is an open-drain logic signal that
indicates when the microprocessor CORE voltage (VSEN
pin) is within specified limits and soft-start has timed out.
VCC (Pin 28)
Bias supply voltage for the controller. Connect this pin to a
5V power supply.
FN9093.1
March 20, 2007
相关PDF资料 |
PDF描述 |
|---|---|
| ISL6223CAZA | IC REG CTRLR BUCK PWM 20-SSOP |
| ISL6224CA-T | IC REG CTRLR BUCK PWM CM 16-SSOP |
| ISL6225CA-T | IC CTRLR DDR DRAM, SDRAM 28QSOP |
| ISL6227CA-T | IC CONTROLLER DDR, DDR2 28QSOP |
| ISL6228IRTZ | IC REG CTRLR BUCK PWM 28-TQFN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ISL6219CA | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| ISL6219CA-T | 制造商:Rochester Electronics LLC 功能描述: 制造商:Intersil Corporation 功能描述: |
| ISL6220DWF2E WAF | 制造商:Harris Corporation 功能描述: |
| ISL6223 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Mobile Microprocessor CORE Voltage Regulator Multi-Phase Buck PWM Controller |
| ISL6223CA | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Mobile Microprocessor CORE Voltage Regulator Multi-Phase Buck PWM Controller |
发布紧急采购，3分钟左右您将得到回复。