参数资料
型号: ISL6261AEVAL2Z
厂商: Intersil
文件页数: 16/34页
文件大小: 0K
描述: EVAL BOARD 2 FOR ISL6261A
标准包装: 1
系列: *
ISL6261A
R OCSET =
Protection
The ISL6261A provides overcurrent (OC), overvoltage (OV),
undervoltage (UV) and over-temperature (OT) protections as
shown in Table 3.
Overcurrent is detected through the droop voltage, which is
designed as described in the “Component Selection and
Application” section. The OCSET resistor sets the
overcurrent protection level. An overcurrent fault will be
declared when the droop voltage exceeds the overcurrent
set point for more than 120μs. A way-overcurrent fault will be
declared in less than 2μs when the droop voltage exceeds
twice the overcurrent set point. In both cases, the UGATE
and LGATE outputs will be tri-stated and PGOOD will go low.
The overcurrent condition is detected through the droop
voltage. The droop voltage is equal to I core × R droop , where
R droop is the load line slope. A 10 μ A current source flows out
of the OCSET pin and creates a voltage drop across R OCSET
(shown as R 10 in Figure 2). Overcurrent is detected when
the droop voltage exceeds the voltage across R OCSET .
Equation 1 gives the selection of R OCSET .
I OC × R droop (EQ. 1)
10 μ A
For example: The desired overcurrent trip level, I oc , is 30A,
R droop is 2.1m Ω , Equation 1 gives R OCSET = 6.3k.
Undervoltage protection is independent of the overcurrent
limit. A UV fault is declared when the output voltage is lower
than (VID-300mV) for more than 1ms. The gate driver outputs
will be tri-stated and PGOOD will go low. Note that a practical
core regulator design usually trips OC before it trips UV.
The ISL6261A has a thermal throttling feature. If the voltage
on the NTC pin goes below the 1.2V over-temperature
threshold, the VR_TT# pin is pulled low indicating the need
for thermal throttling to the system oversight processor. No
other action is taken within the ISL6261A.
Component Selection and Application
Soft-Start and Mode Change Slew Rates
The ISL6261A commands two different output voltage slew
rates for various modes of operation. The slow slew rate
reduces the inrush current during start-up and the audible noise
during the entry and the exit of Deeper Sleep Mode. The fast
slew rate enhances the system performance by achieving
active mode regulation quickly during the exit of Deeper Sleep
Mode. The SOFT current is bidirectional-charging the SOFT
capacitor when the output voltage is commanded to rise, and
discharging the SOFT capacitor when the output voltage is
commanded to fall.
Figure 5 shows the circuitry on the SOFT pin. The SOFT pin,
the non-inverting input of the error amplifier, is connected to
ground through capacitor C SOFT . I SS is an internal current
source connected to the SOFT pin to charge or discharge
C SOFT . The ISL6261A controls the output voltage slew rate
by connecting or disconnecting another internal current
source I Z to the SOFT pin, depending on the state of the
system, i.e. Start-up or Active mode, and the logic state on
the DPRSLPVR pin. The SOFT-START CURRENT section
of the Electrical Specification Table shows the specs of these
two current sources.
There are two levels of overvoltage protection and response.
I
SS
I
Z
An OV fault is declared when the output voltage exceeds the
VID by +200mV for more than 1ms. The gate driver outputs
will be tri-stated and PGOOD will go low. The inductor
current will decay through the low-side FET body diode.
Toggling of VR_ON or bringing VDD below 4V will reset the
fault latch. A way-overvoltage (WOV) fault is declared
immediately when the output voltage exceeds 1.7V. The
INTERNAL TO
ISL6261A
ERROR
AMPLIFLIER
ISL6261A will latch PGOOD low and turn on the low-side
FETs. The low-side FETs will remain on until the output
voltage drops below approximately 0.85V, then all the FETs
are turned off. If the output voltage again rises above 1.7V,
C
SOFT
V
REF
the protection process repeats. This mechanism provides
maximum protection against a shorted high-side FET while
preventing the output from ringing below ground. Toggling
VR_ON cannot reset the WOV protection; recycling VDD will
reset it. The WOV detector is active all the time, even when
other faults are declared, so the processor is still protected
against the high-side FET leakage while the FETs are
commanded off.
16
FIGURE 5. SOFT PIN CURRENT SOURCES FOR FAST AND
SLOW SLEW RATES
I SS is 41μA typical and is used during start-up and mode
changes. When connected to the SOFT pin, I Z adds to I SS to
get a larger current, labeled I GV in the “Electrical
Specification Table” starting on page 3, on the SOFT pin. I GV
is typically 200μA with a minimum of 175μA.
FN6354.3
November 5, 2009
相关PDF资料
PDF描述
AISC-1008F-8R2G-T INDUCTOR 8200NH 330MA 2% SMD
FMC15DRYI-S13 CONN EDGECARD 30POS .100 EXTEND
ESC07DREF CONN EDGECARD 14POS .100 EYELET
TC1304-VP0EMF IC REG DL BUCK/LINEAR SYNC 10DFN
EMC07DREF CONN EDGECARD 14POS .100 EXTEND
相关代理商/技术参数
参数描述
ISL6261AIRZ 功能描述:DC/DC 开关控制器 ONE-PHS INT DC/DC BUCK CNTRLR IMVP-6 RoHS:否 制造商:Texas Instruments 输入电压:6 V to 100 V 开关频率: 输出电压:1.215 V to 80 V 输出电流:3.5 A 输出端数量:1 最大工作温度:+ 125 C 安装风格: 封装 / 箱体:CPAK
ISL6261AIRZ-T 功能描述:DC/DC 开关控制器 ONE-PHS INT DC/DC BUCK CNTRLR IMVP-6 RoHS:否 制造商:Texas Instruments 输入电压:6 V to 100 V 开关频率: 输出电压:1.215 V to 80 V 输出电流:3.5 A 输出端数量:1 最大工作温度:+ 125 C 安装风格: 封装 / 箱体:CPAK
ISL6261CR7Z 功能描述:IC CTRLR BUCK 1PHASE 48-VFQFN EP RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 标准包装:43 系列:- 应用:控制器,Intel VR11 输入电压:5 V ~ 12 V 输出数:1 输出电压:0.5 V ~ 1.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-VFQFN 裸露焊盘 供应商设备封装:48-QFN(7x7) 包装:管件
ISL6261CR7Z-T 功能描述:IC CTRLR BUCK 1PHASE 48-VFQFN-EP RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 标准包装:43 系列:- 应用:控制器,Intel VR11 输入电压:5 V ~ 12 V 输出数:1 输出电压:0.5 V ~ 1.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-VFQFN 裸露焊盘 供应商设备封装:48-QFN(7x7) 包装:管件
ISL6261CRZ 功能描述:IC CTRLR BUCK 1PHASE 40-VFQFN-EP RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 标准包装:43 系列:- 应用:控制器,Intel VR11 输入电压:5 V ~ 12 V 输出数:1 输出电压:0.5 V ~ 1.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-VFQFN 裸露焊盘 供应商设备封装:48-QFN(7x7) 包装:管件