参数资料
| 型号： | ISL6262CRZ-TK |
| 厂商： | Intersil |
| 文件页数： | 23/27页 |
| 文件大小： | 0K |
| 描述： | IC CORE CTRLR 2PHASE 48-QFN |
| 标准包装： | 1,000 |
| 应用： | 转换器，Intel IMVP-6 |
| 输入电压： | 5 V ~ 25 V |
| 输出数： | 1 |
| 输出电压： | 0.3 V ~ 1.5 V |
| 工作温度： | -10°C ~ 100°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 48-VFQFN 裸露焊盘 |
| 供应商设备封装： | 48-QFN（7x7） |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页当前第23页第24页第25页第26页第27页
ISL6262
R n ( T )
G 1 ( T ) = -------------------------------------------
Δ
R n ( T ) + RS EQV
DCR ( T ) = DCR 25 ° C ? ( 1 + 0.00393*(T-25) )
(EQ. 16)
(EQ. 17)
Note, we choose to ignore the RO resistors because they do
not add significant error.
These designed values in Rn network are very sensitive to
layout and coupling factor of the NTC to the inductor. As only
one NTC is required in this application, this NTC should be
placed as close to the Channel 1 inductor as possible and
R droop = G 1 ( T ) ? ------------------- ? ( 1 + 0.00393*(T-25) ) ? k droopamp
G 1 ( T ) ? ( 1 + 0.00393*(T-25) ) ? G 1t arg et
k droopamp = 1 + ----------------
Therefore, the output of the droop amplifier divided by the
total load current can be expressed as follows.
DCR 25
2
(EQ. 18)
where R droop is the realized load line slope and 0.00393 is
the temperature coefficient of the copper. To achieve the
droop value independent from the temperature of the
inductor, it is equivalently expressed by the following.
(EQ. 19)
The non-inverting droop amplifier circuit has the gain
K droopamp expressed as:
R drp2
R drp1
G 1target is the desired gain of Vn over I OUT ? DCR/2.
Therefore, the temperature characteristics of gain of Vn is
described by:
PCB traces sensing the inductor voltage should be go
directly to the inductor pads.
Once the board has been laid out, some adjustments may
be required to adjust the full load droop voltage. This is fairly
easy and can be accomplished by allowing the system to
achieve thermal equilibrium at full load, and then adjusting
Rdrp2 to obtain the appropriate load line slope.
To see whether the NTC has compensated the temperature
change of the DCR, the user can apply full load current and
wait for the thermal steady state and see how much the
output voltage will deviate from the initial voltage reading. A
good compensation can limit the drift to 2mV. If the output
voltage is decreasing with temperature increase, that ratio
between the NTC thermistor value and the rest of the
resistor divider network has to be increased. The user
should follow the evaluation board value and layout of NTC
as much as possible to minimize engineering time.
The 2.1mV/A load line should be adjusted by Rdrp2 based
G 1 ( T ) = -------------------------------------------------------
G 1t arg et
( 1 + 0.00393*(T-25) )
(EQ. 20)
on maximum current, not based on small current steps like
10A, as the droop gain might vary between each 10A steps.
Basically, if the max current is 40A, the required droop
Rdrp2_new = ---------------- ( Rdrp1 + Rdrp2 ) – Rdrp1
For the G 1target = 0.76, the Rntc = 10k Ω with b = 4300,
Rseries = 2610k Ω , and Rpar = 11k Ω , RS EQV = 1825 Ω
generates a desired G1, close to the feature specified in
Equation 20. The actual G1 at 25°C is 0.763. For different
G1 and NTC thermistor preference, the design file to
generate the proper value of Rntc, Rseries, Rpar, and
RS EQV is provided by Intersil.
Then, the individual resistors from each phase to the VSUM
node, labeled RS1 and RS2 in Figure 31, are then given by
the following equation.
voltage is 84mV. The user should have 40A load current on
and look for 84mV droop. If the drop voltage is less than
84mV, for example, 80mV. The new value will be calculated
by:
84mV
80mV
For the best accuracy, the effective resistance on the DFB
and VSUM pins should be identical so that the bias current
of the droop amplifier does not cause an offset voltage. In
the example above, the resistance on the DFB pin is Rdrp1
Rs = 2 ? RS EQV
(EQ. 21)
in parallel with Rdrop2, that is, 1K in parallel with 5.82K or
853 Ω . The resistance on the VSUM pin is Rn in parallel with
So, Rs = 3650 Ω . Once we know the attenuation of the RS
and RN network, we can then determine the droop amplifier
gain required to achieve the load line. Setting Rdrp1 =
1k_1%, then Rdrp2 is can be found using equation
RS EQV or 5.87K in parallel with 1.825K or 1392 Ω . The
mismatch in the effective resistances is 1392 - 853 = 539 Ω .
Do not let the mismatch get larger than 600 Ω . To reduce the
mismatch, multiply both Rdrp1 and Rdrp2 by the appropriate
Rdrp2 = ? ----------------------------------------------- – 1 ? ? R drp1
2 ? R droop
? DCR ? G1 ( 25 ° C ) ?
(EQ. 22)
factor. The appropriate factor in the example is
1392/853 = 1.632. In summary, the predicted load line with
the designed droop network parameters based on the
2 ? R droop
Rdrp2 = ? --------------------------------------- – 1 ? ? 1k Ω ≈ 5.82k Ω
Droop Impedance (Rdroop) = 0.0021 (V/A) as per the Intel
IMVP-6 specification, DCR = 0.0008 Ω typical for a 0.36μH
inductor, Rdrp1 = 1k Ω and the attenuation gain (G1) = 0.77,
Rdrp2 is then given by
? 0.0008 ? 0.763 ?
23
Intersil design tool is shown in Figure 35.
FN9199.2
May 15, 2006
相关PDF资料 |
PDF描述 |
|---|---|
| X40030V14-B | IC VOLTAGE MONITOR TRPL 14-TSSOP |
| X40030V14-AT1 | IC VOLTAGE MONITOR TRPL 14-TSSOP |
| ISL6263BHRZ-T | IC DC/DC BUCK CTRLR 1PH 32-QFN |
| X40030V14-A | IC VOLTAGE MONITOR TRPL 14-TSSOP |
| ISL6262CRZ-T | IC CORE REG 2PHASE 48-QFN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ISL6262CRZ-TR5242 | 制造商:Intersil Corporation 功能描述:53350B01 MASK ONLY AND DOT ON BRAND - Tape and Reel |
| ISL6262IRZ | 功能描述:直流/直流开关调节器 TWO-PHS DC/DC BUCK CNTRLR IMVP-6 4 8LD RoHS:否 制造商:International Rectifier 最大输入电压:21 V 开关频率:1.5 MHz 输出电压:0.5 V to 0.86 V 输出电流:4 A 输出端数量: 最大工作温度: 安装风格:SMD/SMT 封装 / 箱体:PQFN 4 x 5 |
| ISL6262IRZ-T | 功能描述:直流/直流开关调节器 TWO-PHS DC/DC BUCK CNTRLR IMVP-6 4 8LD RoHS:否 制造商:International Rectifier 最大输入电压:21 V 开关频率:1.5 MHz 输出电压:0.5 V to 0.86 V 输出电流:4 A 输出端数量: 最大工作温度: 安装风格:SMD/SMT 封装 / 箱体:PQFN 4 x 5 |
| ISL6263 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:5-Bit VID Single-Phase Voltage Regulator for IMVP-6 Santa Rosa GPU Core |
| ISL6263A | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:5-Bit VID Single-Phase Voltage Regulator with Power Monitor for IMVP-6 Santa Rosa GPU Core |
发布紧急采购，3分钟左右您将得到回复。