参数资料
型号: ISL6269AIRZ
厂商: Intersil
文件页数: 7/14页
文件大小: 0K
描述: IC REG CTRLR BUCK PWM 16-QFN
标准包装: 75
系列: Robust Ripple Regulator™ (R³)
PWM 型: 控制器
输出数: 1
频率 - 最大: 600kHz
电源电压: 5 V ~ 25 V
降压:
升压:
回扫:
反相:
倍增器:
除法器:
Cuk:
隔离:
工作温度: -40°C ~ 100°C
封装/外壳: 16-VQFN 裸露焊盘
包装: 管件
ISL6269A
LG (Pin 11)
The negative slope of V R can be written as:
The LG pin is the output of the low-side MOSFET gate
driver. Connect to the gate of the low-side MOSFET.
V RNEG = g m ? V OUT
(EQ. 2)
PVCC (Pin 12)
The PVCC pin is the input voltage bias for the LG low-side
MOSFET gate driver. Connect +5V from the PVCC pin to the
PGND pin. Decouple with at least 1μF of an MLCC capacitor
across the PVCC and PGND pins.
BOOT (Pin 13)
The BOOT pin stores the input voltage for the UG high-side
MOSFET gate driver. Connect an MLCC capacitor across
the BOOT and PHASE pins. The boot capacitor is charged
through an internal boot diode connected from the PVCC pin
to the BOOT pin, each time the PHASE pin drops below
PVCC minus the voltage dropped across the internal boot
diode.
UG (Pin 14)
Where g m is the gain of the transconductance amplifier.
A window voltage V W is referenced with respect to the error
amplifier output voltage V COMP , creating an envelope into
which the ripple voltage V R is compared. The amplitude of
V W is set by a resistor connected across the FSET and GND
pins. The V R, V COMP, and V W signals feed into a window
comparator in which V COMP is the lower threshold voltage
and V W is the higher threshold voltage. Figure 3 shows
PWM pulses being generated as V R traverses the V W and
V COMP thresholds . The PWM switching frequency is
proportional to the slew rates of the positive and negative
slopes of V R; the PWM switching frequency is inversely
proportional to the voltage between V W and V COMP.
The UG pin is the output of the high-side MOSFET gate
driver. Connect to the gate of the high-side MOSFET.
PHASE (Pin 15)
The PHASE pin detects the voltage polarity of the PHASE
node and is also the current return path for the UG high-side
MOSFET gate driver. Connect the PHASE pin to the node
consisting of the high-side MOSFET source, the low-side
MOSFET drain, and the output inductor.
PGOOD (Pin 16)
The PGOOD pin is an open-drain output that indicates when
the converter is able to supply regulated voltage. Connect
Ripple Capacitor Voltage CR
Window Voltage VW
Error Amplifier Voltage VCOMP
PWM
V RPOS = ( g m ) ? ( V IN – V OUT )
the PGOOD pin to +5V through a pull-up resistor.
Theory of Operation
Modulator
The ISL6269A is a hybrid of fixed frequency PWM control,
and variable frequency hysteretic control. Intersil’s R 3
technology can simultaneously affect the PWM switching
frequency and PWM duty cycle in response to input voltage
and output load transients. The term “Ripple” in the name
“Robust-Ripple-Regulator” refers to the converter output
inductor ripple current, not the converter output ripple
voltage. The R 3 modulator synthesizes an AC signal V R ,
which is an ideal representation of the output inductor ripple
current. The duty-cycle of V R is the result of charge and
discharge current through a ripple capacitor C R . The current
through C R is provided by a transconductance amplifier g m
that measures the VIN and VO pin voltages. The positive
slope of V R can be written as:
(EQ. 1)
7
FIGURE 3. MODULATOR WAVEFORMS DURING LOAD
TRANSIENT
Power-On Reset
The ISL6269A is disabled until the voltage V VCC has
increased above the rising power-on reset (POR) V VCC_THR
threshold voltage. The controller will become once again
disabled when the voltage V VCC decreases below the falling
POR V VCC_THF threshold voltage.
EN, Soft-Start, and PGOOD
The ISL6269A uses a digital soft-start circuit to ramp the
output voltage of the converter to the programmed regulation
setpoint at a predictable slew rate. The slew rate of the
soft-start sequence has been selected to limit the inrush
current through the output capacitors as they charge to the
desired regulation voltage. When the EN pin is pulled above
the rising EN threshold voltage V ENTHR the PGOOD
Soft-Start Delay t SS starts and the output voltage begins to
rise. The output voltage enters regulation in approximately
1.5ms and the PGOOD pin goes to high impedance once t SS
has elapsed.
FN9253.2
May 30, 2007
相关PDF资料
PDF描述
ISL6269BIRZ IC REG CTRLR BUCK PWM 16-QFN
ISL6269IRZ IC REG CTRLR BUCK PWM 16-QFN
ISL6271ACR-T IC PMIC XSCALE PROCESSOR 20-QFN
ISL6273IRZ-T IC BUCK SYNC ADJ 1.2A 10DFN
ISL62771IRTZ IC PWM CTRLR MULTIPHASE 40TQFN
相关代理商/技术参数
参数描述
ISL6269AIRZ-T 功能描述:IC REG CTRLR BUCK PWM 16-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:Robust Ripple Regulator™ (R³) 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- PWM 型:电流模式 输出数:1 频率 - 最大:275kHz 占空比:50% 电源电压:18 V ~ 110 V 降压:无 升压:无 回扫:无 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:是 工作温度:-40°C ~ 85°C 封装/外壳:8-SOIC(0.154",3.90mm 宽) 包装:带卷 (TR)
ISL6269B 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:High-Performance Notebook PWM Controller with Audio-Frequency Clamp
ISL6269BCRZ 功能描述:IC REG CTRLR BUCK PWM 16-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:Robust Ripple Regulator™ (R³) 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- PWM 型:电流模式 输出数:1 频率 - 最大:275kHz 占空比:50% 电源电压:18 V ~ 110 V 降压:无 升压:无 回扫:无 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:是 工作温度:-40°C ~ 85°C 封装/外壳:8-SOIC(0.154",3.90mm 宽) 包装:带卷 (TR)
ISL6269BCRZ-T 功能描述:IC REG CTRLR BUCK PWM 16-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:Robust Ripple Regulator™ (R³) 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- PWM 型:电流模式 输出数:1 频率 - 最大:275kHz 占空比:50% 电源电压:18 V ~ 110 V 降压:无 升压:无 回扫:无 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:是 工作温度:-40°C ~ 85°C 封装/外壳:8-SOIC(0.154",3.90mm 宽) 包装:带卷 (TR)
ISL6269BIRZ 功能描述:IC REG CTRLR BUCK PWM 16-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:Robust Ripple Regulator™ (R³) 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- PWM 型:电流模式 输出数:1 频率 - 最大:275kHz 占空比:50% 电源电压:18 V ~ 110 V 降压:无 升压:无 回扫:无 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:是 工作温度:-40°C ~ 85°C 封装/外壳:8-SOIC(0.154",3.90mm 宽) 包装:带卷 (TR)