参数资料
| 型号： | ISL62883HRTZ-T |
| 厂商： | Intersil |
| 文件页数： | 23/37页 |
| 文件大小： | 0K |
| 描述： | IC REG PWM 3PHASE BUCK 40TQFN |
| 标准包装： | 6,000 |
| 应用： | 控制器，Intel IMVP-6.5? |
| 输入电压： | 5 V ~ 21 V |
| 输出数： | 1 |
| 输出电压： | 0.013 V ~ 1.5 V |
| 工作温度： | -10°C ~ 100°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 40-WFQFN 裸露焊盘 |
| 供应商设备封装： | 40-TQFN-EP（5x5） |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页当前第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页
ISL62883, ISL62883B
Zout(s)=LL
i o
Q1
L
Vo
VID
VR
Load
Vo
Vin
GATE Q2
DRIVER
Cout
i o
LOAD LINE SLOPE
20 Ω
LOOP GAIN =
FIGURE 21. VOLTAGE REGULATOR EQUIVALENT CIRCUIT
Intersil provides a Microsoft Excel-based spreadsheet to help design
the compensator and the current sensing network, so the VR
achieves constant output impedance as a stable system. Please
contact Intersil Application support at www.intersil.com/design/ .
Figure 24 shows a screenshot of the spreadsheet.
A VR with active droop function is a dual-loop system consisting
of a voltage loop and a droop loop which is a current loop.
Mod. EA
Comp
CHANNEL B
CHANNEL A
CHANNEL A
NETWORK
ANALYZER
VID
EXCITATION
OUTPUT
ISOLATION
TRANSFORMER
CHANNEL B
However, neither loop alone is sufficient to describe the entire
system. The spreadsheet shows two loop gain transfer functions,
FIGURE 22. LOOP GAIN T1(s) MEASUREMENT SET-UP
T1(s) and T2(s), that describe the entire system. Figure 22
conceptually shows T1(s) measurement set-up and Figure 23
Q1
L
Vo
conceptually shows T2(s) measurement set-up. The VR senses
the inductor current, multiplies it by a gain of the load line slope,
then adds it on top of the sensed output voltage and feeds it to
Vin
GATE Q2
DRIVER
Cout
i o
the compensator. T(1) is measured after the summing node, and
T2(s) is measured in the voltage loop before the summing node.
The spreadsheet gives both T1(s) and T2(s) plots. However, only
LOAD LINE SLOPE
20
LOOP GAIN =
T2(s) can be actually measured on an ISL62883 regulator.
T1(s) is the total loop gain of the voltage loop and the droop loop.
It always has a higher crossover frequency than T2(s) and has
more meaning of system stability.
Mod. EA
Comp
CHANNEL B
CHANNEL A
Ω
VID
ISOLATION
TRANSFORMER
T2(s) is the voltage loop gain with closed droop loop. It has more
meaning of output voltage response.
Design the compensator to get stable T1(s) and T2(s) with
CHANNEL A
NETWORK
ANALYZER
EXCITATION
OUTPUT
CHANNEL B
sufficient phase margin, and output impedance equal or smaller
than the load line slope.
23
FIGURE 23. LOOP GAIN T2(s) MEASUREMENT SET-UP
FN6891.4
June 21, 2011
相关PDF资料 |
PDF描述 |
|---|---|
| RCM22DTBD-S189 | CONN EDGECARD 44POS R/A .156 SLD |
| RMC17DRSD-S273 | CONN EDGECARD 34POS DIP .100 SLD |
| ISL62883BHRTZ-T | IC REG PWM 3PHASE BUCK 48TQFN |
| ISL6524ACBZ | IC CTRLR VRM8.5 PWM TRPL 28-SOIC |
| EBA40DCBD | CONN EDGECARD 80POS R/A .125 SLD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ISL62883IRTZ | 功能描述:直流/直流开关调节器 3 PHS PWM BUCKG FOR MICROPROC PWR SUP RoHS:否 制造商:International Rectifier 最大输入电压:21 V 开关频率:1.5 MHz 输出电压:0.5 V to 0.86 V 输出电流:4 A 输出端数量: 最大工作温度: 安装风格:SMD/SMT 封装 / 箱体:PQFN 4 x 5 |
| ISL62883IRTZ-T | 功能描述:直流/直流开关调节器 3 PHS PWM BUCKG FOR MICROPROC PWR SUP RoHS:否 制造商:International Rectifier 最大输入电压:21 V 开关频率:1.5 MHz 输出电压:0.5 V to 0.86 V 输出电流:4 A 输出端数量: 最大工作温度: 安装风格:SMD/SMT 封装 / 箱体:PQFN 4 x 5 |
| ISL62884C | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Single-Phase PWM Regulator for IMVP-6a?￠ Mobile CPUs |
| ISL62884CEVAL2Z | 功能描述:EVAL BOARD FOR ISL62884C RoHS:是 类别:编程器，开发系统 >> 评估板 - DC/DC 与 AC/DC（离线）SMPS 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:True Shutdown™ 主要目的:DC/DC，步升 输出及类型:1，非隔离 功率 - 输出:- 输出电压:- 电流 - 输出:1A 输入电压:2.5 V ~ 5.5 V 稳压器拓扑结构:升压 频率 - 开关:3MHz 板类型:完全填充 已供物品:板 已用 IC / 零件:MAX8969 |
| ISL62884CHRTZ | 功能描述:直流/直流开关调节器 1-PHS PWM BUCKG FOR MICROPROC PWR SUPPLY RoHS:否 制造商:International Rectifier 最大输入电压:21 V 开关频率:1.5 MHz 输出电压:0.5 V to 0.86 V 输出电流:4 A 输出端数量: 最大工作温度: 安装风格:SMD/SMT 封装 / 箱体:PQFN 4 x 5 |
发布紧急采购，3分钟左右您将得到回复。