参数资料
| 型号： | ISL6328AIRZ-T |
| 厂商： | Intersil |
| 文件页数： | 20/33页 |
| 文件大小： | 0K |
| 描述： | IC VOLTAGE REGULATOR |
| 标准包装： | 4,000 |
| 系列： | * |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页当前第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页
ISL6328A
V DAC
TDB = -------------------------- (EQ. 20)
3.0 ? 10
Initialization
Prior to initialization, proper conditions must exist on the EN, VCC,
GVOT, PVCC, ISEN2-, ISEN3- and ISEN4- pins. When the conditions
are met, the controller begins soft-start. Once the output voltage is
within the proper window of operation, the controller asserts
VDDPWRGD.
Power-On Reset
The ISL6328A requires VCC, PVCC and GVOT inputs to exceed
their rising POR thresholds before the ISL6328A has sufficient
bias to guarantee proper operation.
The bias voltage applied to VCC must reach the internal power-on reset
(POR) rising threshold. Once this threshold is reached, the ISL6328A
has enough bias to begin checking the driver POR inputs, EN, and
channel detect portions of the initialization cycle. Hysteresis between
the rising and falling thresholds assure the ISL6328A will not
advertently turn off unless the bias voltage drops substantially (see
“Electrical Specifications” on page 9).
The bias voltage applied to the PVCC pin powers the internal
MOSFET drivers of each output channel. In order for the
ISL6328A to begin operation, the PVCC input must exceed its
POR rising threshold to guarantee proper operation of the
internal drivers. Hysteresis between the rising and falling
thresholds assure that once enabled, the ISL6328A will not
inadvertently turn off unless the PVCC bias voltage drops
substantially (see “Electrical Specifications” on page 9).
Depending on the number of active CORE channels determined
by the Phase Detect block, the external driver POR checking is
supported by the Enable Comparator.
Enable Comparator
The ISL6328A features a dual function enable input (EN) for
enabling the controller and power sequencing between the
controller and external drivers or another voltage rail. The enable
comparator holds the ISL6328A in shutdown until the voltage at
tied to VCC, the controller will set the channel firing order and
timing for a 2-phase operation. The controller will configure itself
as a single phase regulator if ISEN4-, ISEN3- and ISEN2- are tied
to VCC (see “PWM Operation” on page 13 for details).
Soft-Start Output Voltage Targets
Once the POR and Phase Detect blocks and enable comparator
are satisfied, the controller will begin the soft-start sequence and
will ramp the CORE and NB output voltages up to the SVI
interface designated target level. Prior to soft-starting both CORE
and NB outputs, the ISL6328A must check the state of the SVI
interface inputs to determine the correct target voltages for both
outputs. When the controller is enabled, the state of the SVD and
SVC inputs are checked and the target output voltages set for
EN signal is pulled low or after a POR reset of VCC.
Soft-Start
The soft-start sequence is composed of three periods, as shown
in Figure 11. At the beginning of soft-start, the DAC immediately
obtains the output voltage target. A 100μs fixed delay time, TDA,
proceeds the output voltage rise. After this delay period the
ISL6328A will begin ramping both CORE and NB output voltages
to the programmed DAC level at a fixed rate of 3.25mV/μs. The
amount of time required to ramp the output voltage to the final
DAC voltage is referred to as TDB, and can be calculated as
shown in Equation 20.
– 3
After the DAC voltage reaches the final VID setting, PGOOD will
be set to high.
EN rises above 0.86V. The enable comparator has about 110mV
of hysteresis to prevent bounce. It is important that the driver ICs
reach their rising POR level before the ISL6328A becomes
enabled. The schematic in Figure 12 demonstrates sequencing
the ISL6328A with the ISL66xx family of Intersil MOSFET drivers,
which require 12V bias.
V NB
400mV/DIV
V CORE
400mV/DIV
When selecting the value of the resistor divider the driver
EN
TDA
TDB
maximum rising POR threshold should be used for calculating
the proper resistor values. This will prevent improper sequencing
events from creating false trips during soft-start.
If the controller is configured for 1- or 2-phase CORE operation,
then the resistor divider can be used for sequencing the
controller with another voltage rail. The resistor divider to EN
should be selected using a similar approach as the previous
driver discussion.
Phase Detection
The ISEN2-, ISEN3- and ISEN4- pins are monitored prior to soft-
start to determine the number of active CORE channel phases.
If ISEN4- is tied to VCC, the controller will set the channel firing
order and timing for 3-phase operation. If ISEN4- and ISEN3- are
20
5V/DIV
VDDPWRGD
5V/DIV
100μs/DIV
FIGURE 11. SOFT-START WAVEFORMS
Pre-Biased Soft-Start
The ISL6328A also has the ability to start up into a pre-charged output,
without causing any unnecessary disturbance. The FB pin is monitored
during soft-start, and should it be higher than the equivalent internal
ramping reference voltage, the output drives hold both MOSFETs off.
Once the internal ramping reference exceeds the FB pin
potential, the output drives are enabled, allowing the output to
FN7986.0
April 6, 2012
相关PDF资料 |
PDF描述 |
|---|---|
| ICL7665SAIBA-T | IC VOLT DETECTOR OVER/UND 8-SOIC |
| GSC35DRTH-S93 | CONN EDGECARD 70POS DIP .100 SLD |
| ISL6308ACRZ-T | IC CTRLR PWM BUCK 3PHASE 40-QFN |
| GMC35DRTH-S93 | CONN EDGECARD 70POS DIP .100 SLD |
| ISL6563CRZ-TK | IC CTRLR PWM MULTIPHASE 24-QFN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ISL6328CRZ | 功能描述:IC CTRLR PWM SYNC BUCK DL 48QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 标准包装:2,000 系列:- 应用:控制器，DSP 输入电压:4.5 V ~ 25 V 输出数:2 输出电压:最低可调至 1.2V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:30-TFSOP（0.173"，4.40mm 宽） 供应商设备封装:30-TSSOP 包装:带卷 (TR) |
| ISL6328CRZ-T | 功能描述:IC CTRLR PWM SYNC BUCK DL 48QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 标准包装:2,000 系列:- 应用:控制器，DSP 输入电压:4.5 V ~ 25 V 输出数:2 输出电压:最低可调至 1.2V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:30-TFSOP（0.173"，4.40mm 宽） 供应商设备封装:30-TSSOP 包装:带卷 (TR) |
| ISL6328EVAL1Z | 制造商:Intersil Corporation 功能描述:ISL6328 EVALUATION BOARD - 48 LEAD - QFN - ROHS COMPLIANT - Bulk |
| ISL6328IRZ | 功能描述:IC CTRLR PWM SYNC BUCK DL 48QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 标准包装:2,000 系列:- 应用:控制器，DSP 输入电压:4.5 V ~ 25 V 输出数:2 输出电压:最低可调至 1.2V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:30-TFSOP（0.173"，4.40mm 宽） 供应商设备封装:30-TSSOP 包装:带卷 (TR) |
| ISL6328IRZ-T | 功能描述:IC CTRLR PWM SYNC BUCK DL 48QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 标准包装:2,000 系列:- 应用:控制器，DSP 输入电压:4.5 V ~ 25 V 输出数:2 输出电压:最低可调至 1.2V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:30-TFSOP（0.173"，4.40mm 宽） 供应商设备封装:30-TSSOP 包装:带卷 (TR) |
发布紧急采购，3分钟左右您将得到回复。