参数资料
型号: ISL6333ACRZ
厂商: Intersil
文件页数: 28/40页
文件大小: 0K
描述: IC CTRLR PWM 3PHASE BUCK 48-QFN
标准包装: 43
应用: 控制器,Intel VR11
输入电压: 5 V ~ 12 V
输出数: 1
输出电压: 0.5 V ~ 1.6 V
工作温度: 0°C ~ 70°C
安装类型: 表面贴装
封装/外壳: 48-VFQFN 裸露焊盘
供应商设备封装: 48-QFN(7x7)
包装: 管件
ISL6333, ISL6333A, ISL6333B, ISL6333C
Upper MOSFET Gate Drive Voltage Versatility
The controllers provide the user flexibility in choosing the
upper MOSFET gate drive voltage for efficiency
optimization. The controllers tie all the upper gate drive rails
together to the PUVCC pin. Simply applying a voltage from
+5V up to +12V on PUVCC sets all of the upper gate drive
rail voltages simultaneously.
Initialization
Prior to initialization, proper conditions must exist on the EN,
VCC, PVCC1, PVCC2_3, PUVCC, BYP1 and VID pins. When
the conditions are met, the controllers begin soft-start. Once
the output voltage is within the proper window of operation,
the controllers assert VR_RDY.
ISL6333 INTERNAL CIRCUIT
VCC
PVCC1
PVCC2_3
PUVCC
BYP1
3. The driver bias voltage applied at the PVCC1, PVCC2_3,
PVCC2, PVCC3, PUVCC, and BYP1 pins must reach the
internal power-on reset (POR) rising threshold.
Hysteresis between the rising and falling thresholds
assure that once enabled, the controllers will not
inadvertently turn off unless the bias voltages drops
substantially (see “Electrical Specifications” on page 13).
Once all of these conditions are met the controllers will begin
the soft-start sequence and will ramp the output voltage up
as described in “Soft-Start” on page 28.
Soft-Start
The soft-start function allows the converter to bring up the
output voltage in a controlled fashion, resulting in a linear
ramp-up. The soft-start sequence is composed of four
periods, as shown in Figure 16. Once the controllers are
released from shutdown and soft-start begins (as described
in “Enable and Disable” on page 28), there will be a fixed
delay period, t d1 , of typically 1.10ms. After this delay period,
the controllers will begin the first soft-start ramp, increasing
the output voltage until it reaches the 1.1V VBOOT voltage.
POR
CIRCUIT
ENABLE
COMPARATOR
+
-
EN
V OUT , 500mV/DIV
0.86V
t d1
t d2
t d3
t d4
t d5
SOFT-START
AND
FAULT LOGIC
FIGURE 15. POWER SEQUENCING USING
THRESHOLD-SENSITIVE ENABLE (EN)
FUNCTION
Enable and Disable
While in shutdown mode, the LGATE and UGATE signals
are held low to assure the MOSFETs remain off. The
following input conditions must be met before the controllers
are released from shutdown mode to begin the soft-start
startup sequence:
1. The bias voltage applied at VCC must reach the internal
power-on reset (POR) rising threshold. Once this
threshold is reached, proper operation of all aspects of
the controllers are guaranteed. Hysteresis between the
rising and falling thresholds assure that once enabled,
EN
VR_RDY
500μs/DIV
FIGURE 16. SOFT-START WAVEFORMS
The controllers will then regulate the output voltage at 1.1V
for another fixed delay period, t d3 , of typically 93μs. At the
end of the t d3 period, the controllers will read the VID
signals. It is recommended that the VID codes be set no
later then 50μs into period t d3 . If the VID code is valid, the
controllers will initiate the second soft-start ramp, regulating
the output voltage up to the VID voltage ± any offset or droop
voltage.
The soft-start time is the sum of the 4 periods as shown in
Equation 19.
the controllers will not inadvertently turn off unless the
bias voltage drops substantially (see “Electrical
Specifications” on page 13).
t SS = t d1 + t d2 + t d3 + t d4
(EQ. 19)
2. The voltage on EN must be above 0.86V. The enable
comparator holds the controllers in shutdown until the
voltage at EN rises above 0.86V. The enable comparator
has 104mV of hysteresis to prevent bounce.
28
During t d2 and t d4 , the controllers digitally control the DAC
voltage change at 6.25mV per step. The time for each step is
determined by the frequency of the soft-start oscillator, which
is defined by the resistor R SS on the SS pin. The soft-start
FN6520.3
October 8, 2010
相关PDF资料
PDF描述
HMC12DRYI-S734 CONN EDGECARD 24POS DIP .100 SLD
ISL6277HRZ-T IC PWM REG MULTIPH AMD 48-QFN
ASM12DTAD-S664 CONN EDGECARD 24POS R/A .156 SLD
EL5226IRZ-T7 IC VREF GEN 10CH TFT-LCD 28TSSOP
AGM12DTAD-S664 CONN EDGECARD 24POS R/A .156 SLD
相关代理商/技术参数
参数描述
ISL6333ACRZ-T 功能描述:IC CTRLR PWM 3PHASE BUCK 48-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 标准包装:43 系列:- 应用:控制器,Intel VR11 输入电压:5 V ~ 12 V 输出数:1 输出电压:0.5 V ~ 1.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-VFQFN 裸露焊盘 供应商设备封装:48-QFN(7x7) 包装:管件
ISL6333AEVAL1Z 制造商:Intersil Corporation 功能描述:
ISL6333AIRZ 功能描述:IC CTRLR PWM 3PHASE BUCK 48-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 标准包装:2,000 系列:- 应用:控制器,DSP 输入电压:4.5 V ~ 25 V 输出数:2 输出电压:最低可调至 1.2V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:30-TFSOP(0.173",4.40mm 宽) 供应商设备封装:30-TSSOP 包装:带卷 (TR)
ISL6333AIRZ-T 功能描述:IC CTRLR PWM 3PHASE BUCK 48-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 标准包装:43 系列:- 应用:控制器,Intel VR11 输入电压:5 V ~ 12 V 输出数:1 输出电压:0.5 V ~ 1.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-VFQFN 裸露焊盘 供应商设备封装:48-QFN(7x7) 包装:管件
ISL6333BCRZ 功能描述:IC CTRLR PWM 3PHASE BUCK 48-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 标准包装:43 系列:- 应用:控制器,Intel VR11 输入电压:5 V ~ 12 V 输出数:1 输出电压:0.5 V ~ 1.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-VFQFN 裸露焊盘 供应商设备封装:48-QFN(7x7) 包装:管件