参数资料
型号: ISL6421AEVAL1Z
厂商: Intersil
文件页数: 7/12页
文件大小: 0K
描述: EVAL BOARD 1 FOR ISL6421A
标准包装: 1
系列: *
ISL6421A
R SC = ---------
900ms. Simultaneously the overload flag (OLF) bit of the
system register is set to HIGH. After this time has elapsed,
the output is resumed for a time T ON = 20ms. During T ON ,
the device output will be current limited to between 500mA
and 625mA. At the end of T ON , if the overload is still
detected, the protection circuit will cycle again through T OFF
and T ON . At the end of a full T ON , during which no overload
is detected, normal operation is resumed and the OLF bit is
reset to LOW. Typical T ON + T OFF time is 920ms as
determined by an internal timer. This dynamic operation can
greatly reduce the power dissipation in a short circuit
condition, still ensuring excellent power-on start-up in most
conditions.
However, there could be some cases in which a highly
capacitive load on the output may cause a difficult start-up,
when the dynamic protection is chosen. This can be solved
by initiating a power start-up in static mode (DCL = HIGH)
and then switching to the dynamic mode (DCL = LOW) after
a chosen amount of time. When in static mode, the OLF bit
goes HIGH when the current clamp limit is reached and
returns LOW when the overload condition is cleared. The
OLF bit will be LOW at the end of initial power-on soft-start.
The static mode limit serves only to limit the peak current
through the switching FET and cannot precisely set an
average current limit. The sense resistor is calculated by the
equation
0.4
I PK
where I PK is the peak current through the FET. This value
should be greater that the normal operating peak current.
Thermal Resistance
This IC is protected against overheating. When the junction
temperature exceeds 150°C (typical), the step-up converter
and the linear regulator are shut off and the overtemp flag
(OTF) bit of the SR is set HIGH. Normal operation is
resumed and the OTF bit is reset LOW, when the junction is
cooled down to 130°C (typical).
External Output Voltage Selection
The output voltage can be selected by the I 2 C bus.
Additionally, the QFN package offers a pin (SEL18V) for
independent 13V/18V output voltage selection. When using
this pin, the I 2 C bits should be initialized to 13V status.
TABLE 1.
I 2 C Bus Interface for ISL6421A
(Refer to Philips I 2 C Specification, Rev. 2.1)
Data transmission from the main microprocessor to the
ISL6421A and vice versa takes place through the 2 wires
I 2 C bus interfaces, which consists of the two lines SDA and
SCL. Both SDA and SCL are bidirectional lines, connected
to a positive supply voltage via a pull up resistor. (Pull up
resistors to positive supply voltage must be externally
connected). When the bus is free, both lines are HIGH. The
output stage of ISL6421A will have an open drain/open
collector in order to perform the wired-AND function. Data on
the I 2 C bus can be transferred up to 100kbits/s in the
standard-mode or up to 400kbits/s in the fast-mode. The
level of logic “0” and logic “1” is dependent of associated
value of Vdd as per electrical specification table. One clock
pulse is generated for each data bit transferred.
Data Validity
The data on the SDA line must be stable during the HIGH
period of the clock. The HIGH or LOW state of the data line
can only change when the clock signal on the SCL line is
LOW. Refer to Figure 1.
SDA
SCL
DATA LINE CHANGE
STABLE OF DATA
DATA VALID ALLOWED
FIGURE 1. DATA VALIDITY
START and STOP Conditions
As shown in the Figure 2, START condition is a HIGH to
LOW transition of the SDA line, while SCL is HIGH. The
STOP condition is a LOW to HIGH transition on the SDA
line, while SCL is HIGH. A STOP condition must be sent
before each START condition.
SDA
I 2 C BITS
SEL18V
O/P VOLTAGE
SCL
13V
13V
Low
High
13V
18V
S
START
CONDITION
P
STOP
CONDITION
FIGURE 2. START AND STOP WAVEFORMS
7
FN9167.3
March 9, 2006
相关PDF资料
PDF描述
HKQ0603S12NH-T INDUCTOR HI FREQ 12NH 0201
HKQ0603S10NH-T INDUCTOR HI FREQ 10NH 0201
HKQ0603S0N9C-T INDUCTOR HI FREQ 0.9NH 0201
GEM12DSEF-S13 CONN EDGECARD 24POS .156 EXTEND
A9BBG-1603F FLEX CABLE - AFF16G/AF16/AFF16G
相关代理商/技术参数
参数描述
ISL6421ER 功能描述:IC REG SGL LNB CONTROL 32-QFN RoHS:否 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,000 系列:- 应用:电源,ICERA E400,E450 输入电压:4.1 V ~ 5.5 V 输出数:10 输出电压:可编程 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:42-WFBGA,WLCSP 供应商设备封装:42-WLP 包装:带卷 (TR)
ISL6421ER-T 功能描述:IC REG SGL LNB CONTROL 32-QFN RoHS:否 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,000 系列:- 应用:电源,ICERA E400,E450 输入电压:4.1 V ~ 5.5 V 输出数:10 输出电压:可编程 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:42-WFBGA,WLCSP 供应商设备封装:42-WLP 包装:带卷 (TR)
ISL6421ERZ 功能描述:电流型 PWM 控制器 SINGLE LNBP SUPPLY CONTROL VG 32LD MLFP RoHS:否 制造商:Texas Instruments 开关频率:27 KHz 上升时间: 下降时间: 工作电源电压:6 V to 15 V 工作电源电流:1.5 mA 输出端数量:1 最大工作温度:+ 105 C 安装风格:SMD/SMT 封装 / 箱体:TSSOP-14
ISL6421ERZ-T 功能描述:电流型 PWM 控制器 SINGLE LNBP SUPPLY CONTROL VG 32LD MLFP RoHS:否 制造商:Texas Instruments 开关频率:27 KHz 上升时间: 下降时间: 工作电源电压:6 V to 15 V 工作电源电流:1.5 mA 输出端数量:1 最大工作温度:+ 105 C 安装风格:SMD/SMT 封装 / 箱体:TSSOP-14
ISL6421EVAL1 功能描述:EVALUATION BOARD 1 ISL6421 RoHS:否 类别:编程器,开发系统 >> 评估板 - DC/DC 与 AC/DC(离线)SMPS 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:True Shutdown™ 主要目的:DC/DC,步升 输出及类型:1,非隔离 功率 - 输出:- 输出电压:- 电流 - 输出:1A 输入电压:2.5 V ~ 5.5 V 稳压器拓扑结构:升压 频率 - 开关:3MHz 板类型:完全填充 已供物品:板 已用 IC / 零件:MAX8969