参数资料
型号: ISL6443AEVAL2Z
厂商: Intersil
文件页数: 11/19页
文件大小: 0K
描述: EVALUATION BOARD FOR ISL6443A
标准包装: 1
主要目的: DC/DC,LDO 步降
输出及类型: 3,非隔离
输出电压: 1.8V,3.3V,1.2V
电流 - 输出: 2A,2A,200mA
输入电压: 12V
稳压器拓扑结构: 降压
频率 - 开关: 300kHz
板类型: 完全填充
已供物品:
已用 IC / 零件: ISL6443A
ISL6443A
Functional Description
main outputs at start-up. The soft-start time can be obtained
t SOFT = 0.8V ? ----------- ?
General Description
The ISL6443A integrates control circuits for two synchronous
buck converters and one linear controller. The two synchronous
bucks operate out-of-phase to substantially reduce the input
ripple and thus reduce the i nput filter requirements. The chip
has four control lines (SS1, SD1, SS2, and SD2), which provide
independent control for each of the synchronous buck outputs.
The buck PWM controllers employ a free-running frequency
of 300kHz. The current mode control scheme with an input
voltage feed-forward ramp input to the modulator provides
excellent rejection of input voltage variations and provides
simplified loop compensations.
The linear controller can drive either a PNP or PFET to provide
ultra low-dropout regulation with programmable voltages.
Internal 5V Linear Regulator (VCC_5V)
from Equation 1:
C SS
? 5 μ A ?
VCC_5V 1V/DIV
V OUT1 1V/DIV
SS1 1V/DIV
(EQ. 1)
All ISL6443A functions are internally powered from an
on-chip, low dropout 5V regulator. The maximum regulator
input voltage is 24V. Bypass the regulator ’s output
(VCC_5V) with a 4.7μF capacitor to ground. The dropout
voltage for this LDO is typically 600mV, so when VIN is
greater than 5.6V, VCC_5V is typically 5V. The ISL6443A
also employs an undervoltage lockout circuit that disables
both regulators when VCC_5V falls below 4.4V.
The internal LDO can source over 60mA to supply the IC,
power the low side gate drivers and charge the external boot
capacitor. When driving large FETs (especially at 300kHz
frequency), little or no regulator current may be available for
external loads.
For example, a single large FET with 15nC total gate charge
requires 15nC x 300kHz = 4.5mA. Also, at higher input
voltages with larger FETs, the power dissipation across the
internal 5V will increase. Excessive dissipation across this
regulator must be avoided to prevent the junction temperature
from rising. Larger FETs can be used with 5V ±10% input
applications. The thermal overload protection circuit will be
triggered if the VCC_5V output is short circuited. Connect
VCC_5V to V IN for 5V ±10% input applications.
Soft-Start Operation
When soft-start is initiated, the voltage on the SS pin of the
enabled PWM channels starts to ramp gradually, due to the
5 μ A current sourced into the external capacitor. The output
voltage follows the soft-start voltage.
When the SS pin voltage reaches 0.8V, the output voltage of
the enabled PWM channel reaches the regulation point, and
the soft-start pin voltage continues to rise. At this point the
FIGURE 13. SOFT-START OPERATION
The soft-start capacitors can be chosen to provide start-up
tracking for the two PWM outputs. This can be achieved by
choosing the soft-start capacitors such that the soft-start
capacitor ratio equals the respective PWM output voltage
ratio. For example, if one uses PWM1 = 1.2V and PWM2 =
3.3V, then the soft-start capacitor ratio should be,
C SS1 /C SS2 = 1.2/3.3 = 0.364. Figure 14 shows that soft-start
waveform with C SS1 = 0.01μF and C SS2 = 0.027μF.
V OUT2 1V/DIV
V OUT1 1V/DIV
FIGURE 14. PWM1 AND PWM2 OUTPUT TRACKING DURING
START-UP
Output Voltage Programming
A resistive divider from the output to ground sets the output
voltage of either PWM channel. The center point of the
divider shall be connected to FBx pin. The output voltage
value is determined by Equation 2.
V OUTx = 0.8V ? --------------------- ?
PGOOD and fault circuitry is enabled. This completes the
soft-start sequence. Any further rise of SS pin voltage does
not affect the output voltage. By varying the values of the
? R 1 + R 2 ?
? R 2 ?
(EQ. 2)
soft-start capacitors, it is possible to provide sequencing of the
11
where R 1 is the top resistor of the feedback divider network
and R 2 is the resistor connected from FBx to ground.
FN6600.2
June 2, 2008
相关PDF资料
PDF描述
A9BBG-1304F FLEX CABLE - AFF13G/AF13/AFF13G
EEC15DRTI-S13 CONN EDGECARD 30POS .100 EXTEND
EEC20DRTH-S13 CONN EDGECARD 40POS .100 EXTEND
ECC08DRTH-S13 CONN EDGECARD 16POS .100 EXTEND
IPS511GTR IC MOSFET HS PWR SW 5A 8-SOIC
相关代理商/技术参数
参数描述
ISL6443AIRZ 功能描述:IC CTRLR SGL/STEP DOWN PWM 28QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 电源管理 - 专用 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:50 系列:- 应用:热电冷却器 电流 - 电源:- 电源电压:3 V ~ 5.5 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:28-SOIC(0.173",4.40mm 宽)裸露焊盘 供应商设备封装:28-TSSOP 裸露焊盘 包装:管件 产品目录页面:1410 (CN2011-ZH PDF)
ISL6443AIRZ-TK 功能描述:IC CTRLR SGL/STP DWN PWM 28-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 电源管理 - 专用 系列:- 应用说明:Ultrasound Imaging Systems Application Note 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:37 系列:- 应用:医疗用超声波成像,声纳 电流 - 电源:- 电源电压:2.37 V ~ 6 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:56-WFQFN 裸露焊盘 供应商设备封装:56-TQFN-EP(8x8) 包装:管件
ISL6443AIVZ 功能描述:IC CTRLR SGL/STP DWN PWM 28TSSOP RoHS:是 类别:集成电路 (IC) >> PMIC - 电源管理 - 专用 系列:- 应用说明:Ultrasound Imaging Systems Application Note 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:37 系列:- 应用:医疗用超声波成像,声纳 电流 - 电源:- 电源电压:2.37 V ~ 6 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:56-WFQFN 裸露焊盘 供应商设备封装:56-TQFN-EP(8x8) 包装:管件
ISL6443AIVZ-TK 功能描述:IC CTRLR SGL/STP DWN PWM 28TSSOP RoHS:是 类别:集成电路 (IC) >> PMIC - 电源管理 - 专用 系列:- 应用说明:Ultrasound Imaging Systems Application Note 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:37 系列:- 应用:医疗用超声波成像,声纳 电流 - 电源:- 电源电压:2.37 V ~ 6 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:56-WFQFN 裸露焊盘 供应商设备封装:56-TQFN-EP(8x8) 包装:管件
ISL6443IR 功能描述:IC CTRLR SGL/STEP DOWN PWM 28QFN RoHS:否 类别:集成电路 (IC) >> PMIC - 电源管理 - 专用 系列:- 应用说明:Ultrasound Imaging Systems Application Note 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:37 系列:- 应用:医疗用超声波成像,声纳 电流 - 电源:- 电源电压:2.37 V ~ 6 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:56-WFQFN 裸露焊盘 供应商设备封装:56-TQFN-EP(8x8) 包装:管件