参数资料
型号: ISL6445IAZ-TK
厂商: Intersil
文件页数: 11/15页
文件大小: 0K
描述: IC REG CTRLR BUCK PWM CM 24-QSOP
标准包装: 1
PWM 型: 电流模式
输出数: 2
频率 - 最大: 1.55MHz
占空比: 73%
电源电压: 4.5 V ~ 24 V
降压:
升压:
回扫:
反相:
倍增器:
除法器:
Cuk:
隔离:
工作温度: -40°C ~ 85°C
封装/外壳: 24-SSOP(0.154",3.90mm 宽)
包装: 标准包装
其它名称: ISL6445IAZ-TKDKR
ISL6445
Over-Temperature Protection
The IC incorporates an over-temperature protection circuit
that shuts the IC down when a die temperature of +150°C
is reached. Normal operation resumes when the die
CONVERTER
R1
R2
C2
C1
temperatures drops below +130°C through the initiation of
a full soft-start cycle.
Feedback Loop Compensation
EA
G M = 17.5dB
TYPE 2 EA
To reduce the number of external components and to
simplify the process of determining compensation
components, both PWM controllers have internally
compensated error amplifiers. To make internal
compensation possible several design measures were
taken.
First, the ramp signal applied to the PWM comparator is
MODULATOR
F PO
F Z
G EA = 18dB
F C
F P
proportional to the input voltage provided via the VIN pin.
This keeps the modulator gain constant with variation in the
input voltage. Second, the load current proportional signal is
derived from the voltage drop across the lower MOSFET
during the PWM time interval and is subtracted from the
amplified error signal on the comparator input. This creates
an internal current control loop. The resistor connected to
the ISEN pin sets the gain in the current feedback loop.
Equation 6 estimates the required value of the current sense
resistor depending on the maximum operating load current
and the value of the MOSFET’s r DS(ON) .
FIGURE 16. FEEDBACK LOOP COMPENSATION
The zero frequency, the amplifier high-frequency gain, and
the modulator gain are chosen to satisfy most typical
applications. The crossover frequency will appear at the
point where the modulator attenuation equals the amplifier
high frequency gain. The only task that the system designer
has to complete is to specify the output filter capacitors to
position the load main pole somewhere within one decade
lower than the amplifier zero frequency. With this type of
compensation plenty of phase margin is easily achieved due
to zero-pole pair phase ‘boost’.
( I MAX ) ( r DS ( ON ) )
32 μ A
R CS ≥ -----------------------------------------------
(EQ. 6)
Conditional stability may occur only when the main load pole
is positioned too much to the left side on the frequency axis
due to excessive output filter capacitance. In this case, the
Choosing R CS to provide 32μA of current to the current
sample and hold circuitry is recommended but values down
to 2μA and up to 100μA can be used.
Due to the current loop feedback, the modulator has a single
pole response with -20dB slope at a frequency determined
by the load.
ESR zero placed within the 1.2kHz to 30kHz range gives
some additional phase ‘boost’. Some phase boost can also
be achieved by connecting capacitor C Z in parallel with the
upper resistor R 1 of the divider that sets the output voltage
value. Please refer to the “Output Inductor” and “Capacitor
Selection” on page 13 for further details.
F PO = ---------------------------------
1
2 π ? R O ? C O
(EQ. 7)
Layout Guidelines
Careful attention to layout requirements is necessary for
where R O is load resistance and C O is load capacitance. For
this type of modulator, a Type 2 compensation circuit is
usually sufficient.
Figure 16 shows a Type 2 amplifier and its response along
with the responses of the current mode modulator and the
converter. The Type 2 amplifier, in addition to the pole at
origin, has a zero-pole pair that causes a flat gain region at
frequencies in between the zero and the pole.
successful implementation of a ISL6445 based DC/DC
converter. The ISL6445 switches at a very high frequency
and therefore the switching times are very short. At these
switching frequencies, even the shortest trace has
significant impedance. Also the peak gate drive current rises
significantly in extremely short time. Transition speed of the
current from one device to another causes voltage spikes
across the interconnecting impedances and parasitic circuit
elements. These voltage spikes can degrade efficiency,
F Z = ------------------------------- = 6kHz
1
2 π ? R 2 ? C 1
(EQ. 8)
generate EMI, increase device overvoltage stress and
ringing. Careful component selection and proper PC board
layout minimizes the magnitude of these voltage spikes.
F P = ------------------------------- = 600kHz
1
2 π ? R 1 ? C 2
11
(EQ. 9)
FN9230.1
June 3, 2008
相关PDF资料
PDF描述
H2BXG-10112-W8-ND JUMPER-H1501TR/A3048W/X 12"
H2BXG-10112-V8-ND JUMPER-H1501TR/A3048V/X 12"
H2BXG-10112-S8-ND JUMPER-H1501TR/A3048S/X 12"
H2BXG-10112-R8-ND JUMPER-H1501TR/A3048R/X 12"
H2BXG-10112-N8-ND JUMPER-H1501TR/A3048N/X 12"
相关代理商/技术参数
参数描述
ISL6445IAZ-TKS2645 制造商:Intersil Corporation 功能描述:DC DC CNTRLR DUAL-OUT STEP DOWN 4.5V TO 24V 24QSOP W - Tape and Reel
ISL6446AIAZ 制造商:Intersil Corporation 功能描述:PB-FREE W/ANNEAL DUAL PWM CONTROLLER WITH LARGE DRIVERS AND - Rail/Tube 制造商:Intersil Corporation 功能描述:IC REG TRPL BUCK/LINEAR 24QSOP 制造商:Intersil Corporation 功能描述:ISL6446 Series 5.5 V 2.6 MHz Dual PWM and Linear Controller - QSOP-24 制造商:Intersil Corporation 功能描述:Pb-Free w/Anneal Dual PWM controller with large drivers and
ISL6446AIAZ-TK 制造商:Intersil Corporation 功能描述:PB-FREE W/ANNEAL DUAL PWM CONTROLLER WITH LARGE DRIVERS AND - Tape and Reel 制造商:Intersil Corporation 功能描述:IC REG TRPL BUCK/LINEAR 24QSOP 制造商:Intersil Corporation 功能描述:Pb-Free w/Anneal Dual PWM controller with large drivers and T/R
ISL6446IAZ 制造商:Intersil Corporation 功能描述:DUAL PWM CONTROLLER 制造商:Intersil Corporation 功能描述:PB-FREE W/ANNEAL DUAL PWM CONTROLLER WITH LARGE DRIVERS AND - Rail/Tube 制造商:Intersil Corporation 功能描述:IC REG TRPL BUCK/LINEAR 24QSOP
ISL6446IAZ-T 制造商:Intersil Corporation 功能描述:PB-FREE W/ANNEAL DUAL PWM CONTROLLER WITH LARGE DRIVERS AND - Tape and Reel