参数资料
| 型号： | ISL6455AIRZ-T5K |
| 厂商： | Intersil |
| 文件页数： | 9/12页 |
| 文件大小： | 0K |
| 描述： | IC REG PWM 0.6A DUAL LDO 24-QFN |
| 标准包装： | 5,000 |
| 应用： | 转换器，FPGAs |
| 输入电压： | 4.2 V ~ 5.5 V |
| 输出数： | 3 |
| 输出电压： | 0.8 V ~ 3.3 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 24-VFQFN 裸露焊盘 |
| 供应商设备封装： | 24-QFN（4x4） |
| 包装： | 带卷 (TR) |
ISL6455, ISL6455A
sensed via an internal circuit. The error amplifier sets the
threshold for the PWM comparator. The high side switch is
turned off when the sensed inductor current reaches this
threshold. After a minimum dead time preventing shoot
through current, the low side N-channel MOSFET will be
turned on and the current ramps down again. As the clock
cycle is completed, the low side switch will be turned off and
the next clock cycle starts.
The control loop is internally compensated reducing the
amount of external components.
The switch current is internally sensed and the maximum
peak current limit is 1300mA.
Synchronization
The typical operating frequency for the converter is 750kHz
if no clock signal is applied to SYNC pin. It is possible to
synchronize the converter to an external clock within a
frequency range from 500kHz to 1MHz. The device
automatically detects the rising edge of the first clock and
will synchronize immediately to the external clock. If the
clock signal is stopped, the converter automatically switches
back to the internal clock and continues operation without
interruption. The switch over will be initiated if no rising edge
on the SYNC pin is detected for a duration of two internal
1.3μs clock cycles.
Soft-Start
As the EN (Enable) pin goes high, the soft-start function will
generate an internal voltage ramp. This causes the start-up
current to slowly rise preventing output voltage overshoot
and high inrush currents. The soft-start duration is typically
5.5ms with 750kHz switching frequency. When the soft-start
is completed, the error amplifier will be connected directly to
the internal voltage reference. The SYNC input is ignored
during soft-start.
Enable PWM
Logic low on EN pin forces the PWM section into shutdown.
In shutdown all the major blocks of the PWM including power
switches, drivers, voltage reference, and oscillator are
turned off.
Power Good (PG_PWM)
When chip is enabled, this output is asserted HIGH, when
V OUT is within 8% of Vopwm value and active low outside
this range. When the PWM is disabled, the output is active
low.
Leave the PG_PWM pin unconnected when not used.
PWM Overvoltage and Overcurrent Protection
The PWM output current is sampled at the end of each PWM
cycle. Should it exceed the overcurrent limit, a 4 bit up/down
counter counts up two LSB. Should it not be in overcurrent
the counter counts down one LSB (but the counter will not
"rollover" or count below 0000). If >33% of the PWM cycles
go into overcurrent, the counter rapidly reaches count 1111
9
and the PWM output is shut down and the soft-start counter
is reset. After 16 clocks the PWM output is enabled and the
SS cycle is started.
If V OUT exceeds the overvoltage limit for 32 consecutive
clock cycles, the PWM output is shut off and the SS counters
reset. The chip waits for the output voltage to go below
undervoltage (8% below nominal) the goes through two
dummy soft-start cycles (PWM disabled for 2 SS cycles =
11ms) and then starts a normal soft-start cycle.
PG_LDO
PG_LDO is an open drain pulldown NMOS output that will
sink 1mA at 0.4V maximum. It goes to the active low state if
either LDO output is out of regulation by a value greater than
15%. When the LDO is disabled, the output is active low.
LDO Regulators
Each LDO consists of a 1.184V reference, error amplifier,
MOSFET driver, P-Channel pass transistor, dual-mode
comparator. The voltage is set by means of two resistors the
Ra and Rb for LDO2 and Rc and Rd for LDO1. The 1.184V
band gap reference is connected to the error amplifier ’s
inverting input. The error amplifier compares this reference
to the selected feedback voltage and amplifies the
difference. The MOSFET driver reads the error signal and
applies the appropriate drive to the P-Channel pass
transistor. If the feedback voltage is lower than the reference
voltage, the pass transistor gate is pulled lower, allowing
more current to pass and increasing the output voltage. If the
feedback voltage is higher then the reference voltage, the
pass transistor gate is driven higher, allowing less current to
pass to the output.
Internal P-Channel Pass Transistors
Both the LDO Regulators in ISL6455 feature a typical 0.5 ?
r DS(on) P-channel MOSFET pass transistor. This provides
several advantages over similar designs using PNP bipolar
pass transistors. The P-Channel MOSFET requires no base
drive, which reduces quiescent current considerably. PNP
based regulators waste considerable current in dropout
when the pass transistor saturates. They also use high base
drive currents under large loads. The ISL6455 does not have
these drawbacks.
Integrated RESET for MAC/Baseband Processors
The ISL6455 includes a microprocessor supervisory block.
This block eliminates an extra RESET IC and external
components needed in wireless chipset applications. This
block performs a single function; it asserts a RESET signal
whenever the VIN_PWM supply voltage decreases below a
preset threshold, and keeps it asserted for a programmable
time period set by the external capacitor CT.
UVLO Reset threshold is always lower than the RESET
threshold. This insures that as V IN falls, the reset goes low
before the LDOs and PWM are shut off.
FN9196.0
December 21, 2005
相关PDF资料 |
PDF描述 |
|---|---|
| GCB06DHBR | CONN EDGECARD 12POS R/A .050 SLD |
| EBC61DCSN | CONN EDGECARD 122PS DIP .100 SLD |
| EBC61DCSH | CONN EDGECARD 122PS DIP .100 SLD |
| RCC30DRST-S273 | CONN EDGECARD 60POS DIP .100 SLD |
| EBC61DCSD | CONN EDGECARD 122PS DIP .100 SLD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ISL6455AIRZ-T5KS2698 | 功能描述:IC REG TRPL SYNC DUAL LDO 24-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 标准包装:43 系列:- 应用:控制器，Intel VR11 输入电压:5 V ~ 12 V 输出数:1 输出电压:0.5 V ~ 1.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-VFQFN 裸露焊盘 供应商设备封装:48-QFN（7x7） 包装:管件 |
| ISL6455AIRZ-TK | 功能描述:电流型 PWM 控制器 SYNC BUCK PWMG DLLDO 5V INP 24LD 4X4 RoHS:否 制造商:Texas Instruments 开关频率:27 KHz 上升时间: 下降时间: 工作电源电压:6 V to 15 V 工作电源电流:1.5 mA 输出端数量:1 最大工作温度:+ 105 C 安装风格:SMD/SMT 封装 / 箱体:TSSOP-14 |
| ISL6455EVAL1Z | 功能描述:EVALUATION BOARD FOR ISL6455 RoHS:是 类别:编程器，开发系统 >> 评估板 - DC/DC 与 AC/DC（离线）SMPS 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:True Shutdown™ 主要目的:DC/DC，步升 输出及类型:1，非隔离 功率 - 输出:- 输出电压:- 电流 - 输出:1A 输入电压:2.5 V ~ 5.5 V 稳压器拓扑结构:升压 频率 - 开关:3MHz 板类型:完全填充 已供物品:板 已用 IC / 零件:MAX8969 |
| ISL6455IRZ | 功能描述:电流型 PWM 控制器 SYNC BUCK PWMG DLLDO 3 3V IN 24LD 4X4 RoHS:否 制造商:Texas Instruments 开关频率:27 KHz 上升时间: 下降时间: 工作电源电压:6 V to 15 V 工作电源电流:1.5 mA 输出端数量:1 最大工作温度:+ 105 C 安装风格:SMD/SMT 封装 / 箱体:TSSOP-14 |
| ISL6455IRZ-T5K | 功能描述:电流型 PWM 控制器 SYNC BUCK PWMG DLLDO 3 3V IN 24LD 4X4 RoHS:否 制造商:Texas Instruments 开关频率:27 KHz 上升时间: 下降时间: 工作电源电压:6 V to 15 V 工作电源电流:1.5 mA 输出端数量:1 最大工作温度:+ 105 C 安装风格:SMD/SMT 封装 / 箱体:TSSOP-14 |
发布紧急采购，3分钟左右您将得到回复。