- 您现在的位置：买卖IC网 > PDF目录15067 > ISL6525CB (Intersil)IC REG CTRLR BUCK PWM VM 14-SOIC PDF资料下载
参数资料
| 型号： | ISL6525CB |
| 厂商： | Intersil |
| 文件页数： | 6/11页 |
| 文件大小： | 0K |
| 描述： | IC REG CTRLR BUCK PWM VM 14-SOIC |
| 标准包装： | 50 |
| PWM 型： | 电压模式 |
| 输出数： | 1 |
| 频率 - 最大： | 215kHz |
| 占空比： | 100% |
| 电源电压： | 10.8 V ~ 13.2 V |
| 降压： | 是 |
| 升压： | 无 |
| 回扫： | 无 |
| 反相： | 无 |
| 倍增器： | 无 |
| 除法器： | 无 |
| Cuk： | 无 |
| 隔离： | 无 |
| 工作温度： | 0°C ~ 70°C |
| 封装/外壳： | 14-SOIC（0.154"，3.90mm 宽） |
| 包装： | 管件 |
ISL6525
3. Determine I PEAK for I PEAK > I OUT ( MAX ) + ( ? I ) ? 2
2. The minimum I OCSET from the specification table.
,
where ? I is the output inductor ripple current.
For an equation for the ripple current see the section under
component guidelines titled ‘Output Inductor Selection’.
A small ceramic capacitor should be placed in parallel with
R OCSET to smooth the voltage across R OCSET in the
presence of switching noise on the input voltage.
Programming PGOOD Delay Time
The PGOOD rising edge delay can be programmed by
connecting a small capacitor C DELAY between the DELAY pin
and GND. The rising-edge delay is determined by the 10 μ A
Please note that the capacitors C IN and C O each represent
numerous physical capacitors. Locate the ISL6525 within 3
inches of the MOSFETs, Q1 and Q2. The circuit traces for the
MOSFETs’ gate and source connections from the ISL6525
must be sized to handle up to 1A peak current.
Figure 6 shows the circuit traces that require additional
layout consideration. Use single point and ground plane
construction for the circuits shown. Minimize any leakage
current paths on the SS PIN and locate the capacitor, C ss
close to the SS pin because the internal current source is
only 10 μ A. Provide local V CC decoupling between VCC and
GND pins. Locate the capacitor, C BOOT as close as practical
to the BOOT and PHASE pins.
discharging current source I DISCH , the voltage difference
between VCC and the gate threshold voltage V TH of the open-
drain FET, and the capacitor value. The delay time t DELAY can
be calculated with the following equation,
BOOT
C BOOT
D1
+V IN
Q1
L O
V OUT
t DELAY = -----------------------------------------------------------
C DELAY ( VCC – V TH )
I DISCH
V TH is typically 2V, VCC is 12V, and I DISCH is 10 μ A. Thus,
1nF of C DELAY leads to 1ms of delay time typically.
SS
C SS
ISL6525
PHASE
+12V
VCC
C VCC
Q2
C O
GND
Application Guidelines
Layout Considerations
As in any high frequency switching converter, layout is very
important. Switching current from one power device to another
FIGURE 6. PRINTED CIRCUIT BOARD SMALL SIGNAL
LAYOUT GUIDELINES
can generate voltage transients across the impedances of the
interconnecting bond wires and circuit traces. These
interconnecting impedances should be minimized by using
wide, short printed circuit traces. The critical components
should be located as close together as possible using ground
? V OSC
OSC
PWM
COMPARATOR
-
+
DRIVER
DRIVER
V IN
L O
PHASE
C O
V OUT
plane construction or single point grounding.
V IN
V E/A
Z FB
ESR
(PARASITIC)
ISL6525
-
+
Z IN
ERROR
UGATE
PHASE
Q1
L O
V OUT
REFERENCE
AMP
DETAILED COMPENSATION COMPONENTS
LGATE
Q2
D2
C IN
C O
C2
Z FB
Z IN
V OUT
PGND
C1
R2
C3
R3
RETURN
FIGURE 5. PRINTED CIRCUIT BOARD POWER AND
GROUND PLANES OR ISLANDS
COMP
-
FB
R1
Figure 5 shows the critical power components of the converter.
To minimize the voltage overshoot the interconnecting wires
ISL6525
+
REF
indicated by heavy lines should be part of ground or power
plane in a printed circuit board. The components shown in
Figure 6 should be located as close together as possible.
6
FIGURE 7. VOLTAGE - MODE BUCK CONVERTER
COMPENSATION DESIGN
FN4998.3
December 27, 2004
相关PDF资料 |
PDF描述 |
|---|---|
| ISL6522IR-T | IC REG CTRLR BST PWM VM 16-QFN |
| RCM43DCSN-S288 | CONN EDGECARD 86POS .156 EXTEND |
| RCM43DCSH-S288 | CONN EDGECARD 86POS .156 EXTEND |
| ISL6522IR | IC REG CTRLR BST PWM VM 16-QFN |
| RCM43DCSD-S288 | CONN EDGECARD 86POS .156 EXTEND |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ISL6525CB-T | 功能描述:IC REG CTRLR BUCK PWM VM 14-SOIC RoHS:否 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:- 标准包装:4,000 系列:- PWM 型:电压模式 输出数:1 频率 - 最大:1.5MHz 占空比:66.7% 电源电压:4.75 V ~ 5.25 V 降压:是 升压:无 回扫:无 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:无 工作温度:-40°C ~ 85°C 封装/外壳:40-VFQFN 裸露焊盘 包装:带卷 (TR) |
| ISL6525CBZ | 功能描述:电压模式 PWM 控制器 VTT REG FORVRM 8.5 1 4LD RoHS:否 制造商:Texas Instruments 输出端数量:1 拓扑结构:Buck 输出电压:34 V 输出电流: 开关频率: 工作电源电压:4.5 V to 5.5 V 电源电流:600 uA 最大工作温度:+ 125 C 最小工作温度:- 40 C 封装 / 箱体:WSON-8 封装:Reel |
| ISL6525CBZ-T | 功能描述:IC REG CTRLR BUCK PWM VM 14-SOIC RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- PWM 型:电流模式 输出数:1 频率 - 最大:275kHz 占空比:50% 电源电压:18 V ~ 110 V 降压:无 升压:无 回扫:无 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:是 工作温度:-40°C ~ 85°C 封装/外壳:8-SOIC（0.154"，3.90mm 宽） 包装:带卷 (TR) |
| ISL6526ACB | 功能描述:IC REG CTRLR BUCK PWM VM 14-SOIC RoHS:否 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:- 标准包装:4,000 系列:- PWM 型:电压模式 输出数:1 频率 - 最大:1.5MHz 占空比:66.7% 电源电压:4.75 V ~ 5.25 V 降压:是 升压:无 回扫:无 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:无 工作温度:-40°C ~ 85°C 封装/外壳:40-VFQFN 裸露焊盘 包装:带卷 (TR) |
| ISL6526ACB-T | 功能描述:IC REG CTRLR BUCK PWM VM 14-SOIC RoHS:否 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:- 标准包装:4,000 系列:- PWM 型:电压模式 输出数:1 频率 - 最大:1.5MHz 占空比:66.7% 电源电压:4.75 V ~ 5.25 V 降压:是 升压:无 回扫:无 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:无 工作温度:-40°C ~ 85°C 封装/外壳:40-VFQFN 裸露焊盘 包装:带卷 (TR) |
发布紧急采购，3分钟左右您将得到回复。