参数资料
| 型号： | ISL6531CRZ |
| 厂商： | Intersil |
| 文件页数： | 7/17页 |
| 文件大小： | 0K |
| 描述： | IC CONTROLLER INTEL 32QFN |
| 标准包装： | 60 |
| 应用： | 控制器，Intel Pentium? III，IV |
| 输入电压： | 4.5 V ~ 5.5 V |
| 输出数： | 2 |
| 输出电压： | 2.5V |
| 工作温度： | 0°C ~ 70°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 32-VFQFN 裸露焊盘 |
| 供应商设备封装： | 32-QFN（5x5） |
| 包装： | 管件 |
ISL6531
While the V TT supply “floats”, it is held to about 50% of
V DDQ via a low current window regulator which drives V TT
via the SENSE2 pin. The window regulator can overcome up
to at least ± 10mA of leakage on V TT .
While V2_SD is high, PGOOD is low.
PHASE1 and PHASE2
Connect PHASE1 and PHASE2 to the corresponding upper
MOSFET source. This pin is used as part of the upper
MOSFET bootstrapped drives. PHASE1 is used to monitor
the voltage drop across the upper MOSFET of the V DDQ
regulator for overcurrent protection. The PHASE1 pin is
monitored by the adaptive shoot through protection circuitry
to determine when the upper FET of the V DDQ supply has
turned off.
FB1, COMP1
COMP1 and FB1 are the available external pins of the error
amplifier for the V DDQ regulator. The FB1 pin is the inverting
inputs of the error amplifier and the COMP1 pin is the
associated output. An appropriate AC network across these
pins is used to compensate the voltage-controlled feedback
loop of the V DDQ converter.
VREF and VREF_IN
VREF produces a voltage equal to one half of the voltage on
SENSE1. This low current output is connected to the VREF
input of the DDRAM devices being powered. This same
voltage is used as the reference input of the V TT error
amplifier. Thus V TT is controlled to 50% of V DDQ .
VREF_IN is used as an option to overdrive the internal
resistor divider network that sets the voltage for both
VREF_OUT and the reference voltage for the V TT supply. A
100pF capacitor between VREF_IN and ground is
recommended for proper operation.
PVCC1
This is the positive supply for the lower gate driver, LGATE1.
PVCC1 is connected to a well decoupled 5V.
SENSE1 and SENSE2
Both SENSE1 and SENSE2 are connected directly to the
regulated outputs of the V DDQ and V TT supplies,
respectively. SENSE1 is used as an input to create the
voltage at VREF_OUT and the reference voltage for the V TT
supply. SENSE2 is used as the feedback pin of the V TT
regulator and as the regulation point for the window regulator
that is enabled in V2_SD mode.
Functional Description
Overview
The ISL6531 contains control and drive circuitry for two
synchronous buck PWM voltage regulators. Both regulators
utilize 5V bootstrapped output topology to allow use of low
cost N-Channel MOSFETs. The regulators are driven by
7
300kHz clocks. The clocks are phase locked and displaced
90 o to minimize noise coupling between the controllers.
The first regulator includes a precision 0.8V reference and is
intended to provide the proper V DDQ to a DDRAM memory
system. The V DDQ controller implements overcurrent
protection utilizing the r DS(ON) of the upper MOSFET.
Following a fault condition, the V DDQ regulator is softstarted
via a digital soft-start circuit.
Included in the ISL6531 is a precision V REF reference
1 2
output. V REF is a buffered representation of --- ? V DDQ . V REF
is derived via a precision internal resistor divider connected
to the SENSE1 terminal.
The second PWM regulator is designed to provide V TT
termination for the DDRAM signal lines. The reference to the
V TT regulator is V REF . Thus the V TT regulator provides a
1 2
termination voltage equal to --- ? V DDQ . The drain of the
upper MOSFET of the V TT supply is connected to the
regulated V DDQ voltage. The V TT controller is designed to
enable both sinking and sourcing current on the V TT rail.
Two benefits result from the ISL6531 dual controller
1 2
topology. First, as VREF is always --- ? V DDQ , the V TT supply
will track the V DDQ supply during soft-start cycles. Second,
the overcurrent protection incorporated into the V DDQ supply
will simultaneously protect the V TT supply.
Initialization
The ISL6531 automatically initializes upon application of
input power. Special sequencing of the input supplies is not
necessary. The Power-On Reset (POR) function continually
monitors the input bias supply voltage at the VCC pin. The
POR function initiates soft-start operation after the 5V bias
supply voltage exceeds its POR threshold.
Soft-Start
The POR function initiates the digital soft start sequence. The
PWM error amplifier reference input for the VDDQ regulator is
clamped to a level proportional to the soft-start voltage. As the
soft-start voltage slews up, the PWM comparator generates
PHASE pulses of increasing width that charge the output
capacitor(s). This method provides a rapid and controlled
output voltage rise. The soft-start sequence typically takes
about 7ms.
1 2
With the V TT regulator reference held at --- ? V DDQ it will
automatically track the ramp of the V DDQ softstart, thus
enabling a soft-start for V TT .
Figure 2 shows the soft-start sequence for a typical application.
At T0, the +5V VCC bias voltage starts to ramp. Once the
voltage on VCC crosses the POR threshold at time T1, both
outputs begin their soft-start sequence. The triangle waveforms
from the PWM oscillators are compared to the rising error
amplifier output voltage. As the error amplifier voltage
increases, the pulse-widths on the UGATE pins increase to
reach their steady-state duty cycle at time t2.
相关PDF资料 |
PDF描述 |
|---|---|
| 4554-120K | INDUCTOR RF 12UH 10% RADIAL |
| AGM15DRSH | CONN EDGECARD 30POS DIP .156 SLD |
| GSM06DTAN-S273 | CONN EDGECARD 12POS R/A .156 SLD |
| AYM15DRSD | CONN EDGECARD 30POS DIP .156 SLD |
| ESM36DRSD-S664 | CONN EDGECARD 72POS DIP .156 SLD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ISL6531CRZ-T | 功能描述:IC CONTROLLER INTEL 32QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,000 系列:- 应用:电源，ICERA E400，E450 输入电压:4.1 V ~ 5.5 V 输出数:10 输出电压:可编程 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:42-WFBGA，WLCSP 供应商设备封装:42-WLP 包装:带卷 (TR) |
| ISL6531EVAL1 | 功能描述:EVALUATION BOARD 1 ISL6531 RoHS:否 类别:编程器，开发系统 >> 过时/停产零件编号 系列:- 标准包装:1 系列:- 传感器类型:CMOS 成像，彩色（RGB） 传感范围:WVGA 接口:I²C 灵敏度:60 fps 电源电压:5.7 V ~ 6.3 V 嵌入式:否 已供物品:成像器板 已用 IC / 零件:KAC-00401 相关产品:4H2099-ND - SENSOR IMAGE WVGA COLOR 48-PQFP4H2094-ND - SENSOR IMAGE WVGA MONO 48-PQFP |
| ISL6531EVAL2 | 功能描述:EVALUATION BOARD 2 ISL6531 RoHS:否 类别:编程器，开发系统 >> 过时/停产零件编号 系列:- 标准包装:1 系列:- 传感器类型:CMOS 成像，彩色（RGB） 传感范围:WVGA 接口:I²C 灵敏度:60 fps 电源电压:5.7 V ~ 6.3 V 嵌入式:否 已供物品:成像器板 已用 IC / 零件:KAC-00401 相关产品:4H2099-ND - SENSOR IMAGE WVGA COLOR 48-PQFP4H2094-ND - SENSOR IMAGE WVGA MONO 48-PQFP |
| ISL6532ACR | 功能描述:IC REG/CTRLR ACPI DUAL DDR 28QFN RoHS:否 类别:集成电路 (IC) >> PMIC - 电源管理 - 专用 系列:- 应用说明:Ultrasound Imaging Systems Application Note 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:37 系列:- 应用:医疗用超声波成像，声纳 电流 - 电源:- 电源电压:2.37 V ~ 6 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:56-WFQFN 裸露焊盘 供应商设备封装:56-TQFN-EP（8x8） 包装:管件 |
| ISL6532ACR-T | 功能描述:IC REG/CTRLR ACPI DUAL DDR 28QFN RoHS:否 类别:集成电路 (IC) >> PMIC - 电源管理 - 专用 系列:- 应用说明:Ultrasound Imaging Systems Application Note 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:37 系列:- 应用:医疗用超声波成像，声纳 电流 - 电源:- 电源电压:2.37 V ~ 6 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:56-WFQFN 裸露焊盘 供应商设备封装:56-TQFN-EP（8x8） 包装:管件 |
发布紧急采购，3分钟左右您将得到回复。