- 您现在的位置：买卖IC网 > PDF目录16597 > ISL6532BCR (Intersil)IC REG/CTRLR ACPI DUAL DDR 20QFN PDF资料下载
参数资料
| 型号： | ISL6532BCR |
| 厂商： | Intersil |
| 文件页数： | 7/15页 |
| 文件大小： | 0K |
| 描述： | IC REG/CTRLR ACPI DUAL DDR 20QFN |
| 标准包装： | 50 |
| 应用： | 存储器，DDR/DDR2 稳压器 |
| 电流 - 电源： | 5.25mA |
| 工作温度： | 0°C ~ 70°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 20-VQFN 裸露焊盘 |
| 供应商设备封装： | 20-QFN 裸露焊盘（6x6） |
| 包装： | 管件 |
ISL6532B
C SS > ------------------------------------------------
LGATE (Pin 19)
LGATE drives the lower (synchronous) FET of the V DDQ
synchronous buck switching regulator. LGATE is driven
between GND and P12V.
FB (Pin 11) and COMP (Pin 12)
The V DDQ switching regulator employs a single voltage
control loop. FB is the negative input to the voltage loop error
amplifier. The positive input of the error amplifier is
connected to a precision 0.8V reference and the output of
the error amplifier is connected to the COMP pin. The V DDQ
output voltage is set by an external resistor divider
connected to FB. With a properly selected divider, V DDQ can
be set to any voltage between the power rail (reduced by
converter losses) and the 0.8V reference. Loop
compensation is achieved by connecting an AC network
across COMP and FB.
The FB pin is also monitored for under and over-voltage
events.
VDDQ (Pins 5, 6)
The V DDQ pins should be connected externally together to
the regulated V DDQ output. During S0/S1 states, the V DDQ
pins serve as inputs to the V TT regulator and to the V TT
Reference precision divider. During S3 (Suspend to RAM)
state, the V DDQ pins serve as an output from the integrated
standby LDO.
VTT (Pins 3, 4)
The VTT pins should be connected together. During S0/S1
states, the VTT pins serve as the outputs of the V TT linear
regulator. During any sleep state, the V TT regulator is
disabled.
VTTSNS (Pin 7)
VTTSNS is used as the feedback for control of the V TT linear
regulator. Connect this pin to the V TT output at the physical
point of desired regulation.
VREF_OUT (Pin 9)
VREF_OUT is a buffered version of V TT and also acts as the
reference voltage for the V TT linear regulator. It is
recommended that a minimum capacitance of 0.1 μ F be
connected between V DDQ and VREF_OUT and also
between VREF_OUT and GND for proper operation.
VREF_IN (Pin 10)
A capacitor, C SS , connected between VREF_IN and ground
is required. This capacitor and the parallel combination of
the Upper and Lower Divider Impedance (R U ||R L ), sets the
time constant for the start up ramp when transitioning from
S3 to S0/S1/S2.
The minimum value for C SS can be found through the
following equation:
C VTTOUT ? V DDQ
10 ? 2A ? R U || R L
7
The calculated capacitance, C SS , will charge the output
capacitor bank on the V TT rail in a controlled manner without
reaching the current limit of the V TT LDO.
NCH (Pin 15)
NCH is an open-drain output that controls the MOSFET
blocking backfeed from V DDQ to the input rail during sleep
states. A 2k ? or larger resistor is to be tied between the 12V
rail and the NCH pin. Until the voltage on the NCH pin
reaches the NCH trip level, the PWM is disabled.
If NCH is not actively utilized, it still must be tied to the 12V
rail through a resistor. For systems using 5V dual as the
input to the switching regulator, a time constant, in the form
of a capacitor, can be added to the NCH pad to delay start of
the PWM switcher until the 5V dual has switched from
5VSBY to 5VATX.
PGOOD (Power Good) (Pin 14)
Power Good is an open-drain logic output that changes to a
logic low if the V TT regulator is out of regulation in S0/S1/S2
state. PGOOD will always be low in any state other than
S0/S1/S2.
S5# (Pin 17)
This pin accepts the SLP_S5# sleep state signal.
S3# (Pin 16)
This pin accepts the SLP_S3# sleep state signal.
Functional Description
Overview
The ISL6532B provides complete control, drive, protection
and ACPI compliance for a regulator powering DDR memory
systems. It is primarily designed for computer applications
powered from an ATX power supply. A 250kHz Synchronous
Buck Regulator with a precision 0.8V reference provides the
proper Core voltage to the system memory of the computer.
An internal LDO regulator with the ability to both sink and
source current and an externally available buffered reference
that tracks the V DDQ output by 50% provides the V TT
termination voltage.
ACPI compliance is realized through the SLP_S3 and
SLP_S5 sleep signals and through monitoring of the 12V
ATX bus.
Initialization
The ISL6532B automatically initializes upon receipt of input
power. Special sequencing of the input supplies is not
necessary. The Power-On Reset (POR) function continually
monitors the input bias supply voltages. The POR monitors
the bias voltage at the 5VSBY and P12V pins. The POR
function initiates soft-start operation after the bias supply
voltages exceed their POR thresholds.
相关PDF资料 |
PDF描述 |
|---|---|
| M1WXK-1036R | IDC CABLE - MPL10K/MC10M/X |
| RBC08DRAN-S734 | CONN EDGECARD 16POS .100 R/A PCB |
| ISL6532ACR-T | IC REG/CTRLR ACPI DUAL DDR 28QFN |
| ISL6532ACR | IC REG/CTRLR ACPI DUAL DDR 28QFN |
| RBC08DRAH-S734 | CONN EDGECARD 16POS .100 R/A PCB |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ISL6532BCR-T | 功能描述:IC REG/CTRLR ACPI DUAL DDR 20QFN RoHS:否 类别:集成电路 (IC) >> PMIC - 电源管理 - 专用 系列:- 应用说明:Ultrasound Imaging Systems Application Note 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:37 系列:- 应用:医疗用超声波成像，声纳 电流 - 电源:- 电源电压:2.37 V ~ 6 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:56-WFQFN 裸露焊盘 供应商设备封装:56-TQFN-EP（8x8） 包装:管件 |
| ISL6532BCRZ | 功能描述:电压模式 PWM 控制器 DL DDRG W/3ALDO FOR SPRINGDALE MBS 20 RoHS:否 制造商:Texas Instruments 输出端数量:1 拓扑结构:Buck 输出电压:34 V 输出电流: 开关频率: 工作电源电压:4.5 V to 5.5 V 电源电流:600 uA 最大工作温度:+ 125 C 最小工作温度:- 40 C 封装 / 箱体:WSON-8 封装:Reel |
| ISL6532BCRZ-T | 功能描述:电压模式 PWM 控制器 DL DDRG W/3ALDO FOR SPRINGDALE MBS 20 RoHS:否 制造商:Texas Instruments 输出端数量:1 拓扑结构:Buck 输出电压:34 V 输出电流: 开关频率: 工作电源电压:4.5 V to 5.5 V 电源电流:600 uA 最大工作温度:+ 125 C 最小工作温度:- 40 C 封装 / 箱体:WSON-8 封装:Reel |
| ISL6532CCR | 功能描述:IC REG/CTRLR ACPI DUAL DDR 28QFN RoHS:否 类别:集成电路 (IC) >> PMIC - 电源管理 - 专用 系列:- 应用说明:Ultrasound Imaging Systems Application Note 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:37 系列:- 应用:医疗用超声波成像，声纳 电流 - 电源:- 电源电压:2.37 V ~ 6 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:56-WFQFN 裸露焊盘 供应商设备封装:56-TQFN-EP（8x8） 包装:管件 |
| ISL6532CCR-T | 功能描述:IC REG/CTRLR ACPI DUAL DDR 28QFN RoHS:否 类别:集成电路 (IC) >> PMIC - 电源管理 - 专用 系列:- 应用说明:Ultrasound Imaging Systems Application Note 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:37 系列:- 应用:医疗用超声波成像，声纳 电流 - 电源:- 电源电压:2.37 V ~ 6 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:56-WFQFN 裸露焊盘 供应商设备封装:56-TQFN-EP（8x8） 包装:管件 |
发布紧急采购，3分钟左右您将得到回复。