参数资料
| 型号： | ISL6556ACBZ-T |
| 厂商： | Intersil |
| 文件页数： | 16/25页 |
| 文件大小： | 0K |
| 描述： | IC CTRLR MULTIPHASE VRM10 28SOIC |
| 标准包装： | 1,000 |
| 应用： | 控制器，Intel VR10X |
| 输入电压： | 3 V ~ 12 V |
| 输出数： | 4 |
| 输出电压： | 0.84 V ~ 1.6 V |
| 工作温度： | 0°C ~ 70°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 28-SOIC（0.295"，7.50mm 宽） |
| 供应商设备封装： | 28-SOIC W |
| 包装： | 带卷 (TR) |
ISL6556A
f SW
Soft-Start
During soft start, the DAC voltage ramps linearly from zero to
the programmed VID level. The PWM signals remain in the
high-impedance state until the controller detects that the
ramping DAC level has reached the output-voltage level.
This protects the system against the large, negative inductor
currents that would otherwise occur when starting with a pre-
existing charge on the output as the controller attempted to
regulate to zero volts at the beginning of the soft-start cycle.
The soft-start time, t SS , begins with a delay period equal to
64 switching cycles followed by a linear ramp with a rate
determined by the switching period, 1/f SW .
64 + 1280 ? VID
t SS = ----------------------------------------- (EQ. 10)
Power Good Signal
The power good pin (PGOOD) is an open-drain logic output
that transitions high when the converter is operating after
soft start.
PGOOD pulls low during shutdown and releases high after
a successful soft start. PGOOD only transitions low when an
undervoltage condition is detected or the controller is
disabled by a reset from EN, ENLL, POR, or one of the
no-CPU VID codes. After an undervoltage event, PGOOD
will return high unless the controller has been disabled.
PGOOD does not automatically transition low upon
detection of an overvoltage condition.
PGOOD
For example, a regulator with 250kHz switching frequency
having VID set to 1.35V has t SS equal to 6.912ms.
-
100 μ A
A 100mV offset exists on the remote-sense amplifier at the
beginning of soft start and ramps to zero during the first 640
UV
OC
+
I 1
cycles of soft start (704 cycles following enable). This
prevents the large inrush current that would otherwise occur
75%
REPEAT FOR
EACH CHANNEL
should the output voltage start out with a slight negative
bias.
During the first 640 cycles of soft start (704 cycles following
DAC
REFERENCE
SOFT START, FAULT
AND CONTROL LOGIC
-
OC
+
100 μ A
I AVG
enable) the DAC voltage increments the reference in 25mV
steps. The remainder of soft start sees the DAC ramping
with 12.5mV steps.
VDIFF
+
OV
OVP
-
VOUT, 500mV/DIV
2ms/DIV
EN, 5V/DIV
500 μ s/DIV
FIGURE 9. SOFT-START WAVEFORMS WITH AN UN-BIASED
OUTPUT. FSW = 500kHz
Fault Monitoring and Protection
The ISL6556A actively monitors output voltage and current
to detect fault conditions. Fault monitors trigger protective
measures to prevent damage to a microprocessor load. One
common power good indicator is provided for linking to
external system monitors. The schematic in Figure 10
outlines the interaction between the fault monitors and the
power good signal.
16
VID + 0.2V
FIGURE 10. POWER GOOD AND PROTECTION CIRCUITRY
Undervoltage Detection
The undervoltage threshold is set at 75% of the VID code.
When the output voltage at VSEN is below the undervoltage
threshold, PGOOD gets pulled low.
Overvoltage Protection
When VCC is above 1.4V, but otherwise not valid as defined
under Power on Reset in Electrical Specifications , the
overvoltage trip circuit is active using auxiliary circuitry. In
this state, an overvoltage trip occurs if the voltage at VSEN
exceeds 1.8V.
With valid VCC, the overvoltage circuit is sensitive to the
voltage at VDIFF. In this state, the trip level is 1.7V prior to
valid enable conditions being met as described in Enable
and Disable . The only exception to this is when the IC has
been disabled by an overvoltage trip. In that case the
overvoltage trip point is VID plus 200mV. During soft start,
the overvoltage trip level is the higher of 1.7V or VID plus
200mV. Upon successful soft start, the overvoltage trip level
is 200mV above VID. Two actions are taken by the
相关PDF资料 |
PDF描述 |
|---|---|
| ABM15DRAS | CONN EDGECARD 30POS .156 R/A |
| HBC08DREF-S734 | CONN EDGECARD 16POS .100 EYELET |
| 2150-32K | COIL RF 22UH MOLDED UNSHIELDED |
| 2150-30K | COIL RF 18UH MOLDED UNSHIELDED |
| 2150-28K | COIL RF 15UH MOLDED UNSHIELDED |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ISL6556ACR | 功能描述:IC CTRLR MULTIPHASE VRM10 32-QFN RoHS:否 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,000 系列:- 应用:电源，ICERA E400，E450 输入电压:4.1 V ~ 5.5 V 输出数:10 输出电压:可编程 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:42-WFBGA，WLCSP 供应商设备封装:42-WLP 包装:带卷 (TR) |
| ISL6556ACR-T | 功能描述:IC CTRLR MULTIPHASE VRM10 32-QFN RoHS:否 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,000 系列:- 应用:电源，ICERA E400，E450 输入电压:4.1 V ~ 5.5 V 输出数:10 输出电压:可编程 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:42-WFBGA，WLCSP 供应商设备封装:42-WLP 包装:带卷 (TR) |
| ISL6556ACRZ | 功能描述:IC CTRLR MULTIPHASE VRM10 32-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 标准包装:43 系列:- 应用:控制器，Intel VR11 输入电压:5 V ~ 12 V 输出数:1 输出电压:0.5 V ~ 1.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-VFQFN 裸露焊盘 供应商设备封装:48-QFN（7x7） 包装:管件 |
| ISL6556ACRZ-T | 功能描述:IC CTRLR MULTIPHASE VRM10 32-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 标准包装:43 系列:- 应用:控制器，Intel VR11 输入电压:5 V ~ 12 V 输出数:1 输出电压:0.5 V ~ 1.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-VFQFN 裸露焊盘 供应商设备封装:48-QFN（7x7） 包装:管件 |
| ISL6556ACRZ-TR5208 | 制造商:Rochester Electronics LLC 功能描述: 制造商:Intersil Corporation 功能描述: |
发布紧急采购，3分钟左右您将得到回复。