参数资料
型号: ISL6722AABZ
厂商: Intersil
文件页数: 16/24页
文件大小: 0K
描述: IC REG CTRLR PWM CM 16-SOIC
标准包装: 960
PWM 型: 电流模式
输出数: 1
频率 - 最大: 1MHz
占空比: 100%
电源电压: 9 V ~ 18 V
降压:
升压:
回扫:
反相:
倍增器:
除法器:
Cuk:
隔离:
工作温度: -40°C ~ 105°C
封装/外壳: 16-SOIC(0.154",3.90mm 宽)
包装: 管件
ISL6722A, ISL6723A
The losses associated with MOSFET operation may be
divided into three categories: conduction, switching, and
gate drive.
The conduction losses are due to the MOSFET’s ON
resistance.
Ip p k
Pcond = r DS ( ON ) ? Iprms
2
W
(EQ. 30)
V D -S
where r DS(ON) is the ON resistance of the MOSFET and
Iprms is the RMS primary current. Determining the
conduction losses is complicated by the variation of r DS(ON)
with temperature. As junction temperature increases, so
does r DS(ON) , which increases losses and raises the
junction temperature more, and so on. It is possible for the
device to enter a thermal runaway situation without proper
heatsinking. As a general rule of thumb, doubling the +25°C
r DS(ON) specification yields a reasonable value for
estimating the conduction losses at +125°C junction
temperature.
Tol
FIGURE 9.
The final component of MOSFET loss is caused by the
charging of the gate capacitance through the device gate
resistance. Depending on the relative value of any external
resistance in the gate drive circuit, a portion of this power will
be dissipated externally.
The switching losses have two components, capacitive
Pgate = Qg ? Vg ? f sw
W
(EQ. 34)
switching losses and voltage/current overlap losses. The
capacitive losses occur during turn on of the device and may
be calculated as follows:
Once the losses are known, the device package must be
selected and the heatsinking method designed. Since the
Pswcap = --- ? Cfet ? Vin ? f sw
1 2
2
W
(EQ. 31)
design requires a small surface mount part, a SOIC-8
package was selected. A Fairchild FDS2570 MOSFET was
selected based on these criteria. The overall losses are
where Cfet is the equivalent output capacitance of the
MOSFET. Device output capacitance is specified on
datasheets as Coss and is non-linear with applied voltage.
To find the equivalent discrete capacitance, Cfet, a charge
model is used. Using a known current source, the time
required to charge the MOSFET drain to the desired
operating voltage is determined and the equivalent
capacitance may be calculated in Equation 32.
estimated at 400mW.
Output Filter Design
In a flyback design, the primary concern for the design of the
output filter is the capacitor ripple current stress and the
ripple and noise specification of the output.
The current flowing in and out of the output capacitors is the
difference between the winding current and the output current.
Ichg ? t
Cfet = --------------------
V
F
(EQ. 32)
The peak secondary current, Ispk, is 10.73A for the 3.3V
output and 4.29A for the 1.8V output. The current flowing into
the output filter capacitor is the difference between the
The other component of the switching loss is due to the
overlap of voltage and current during the switching
transition. A switching transition occurs when the MOSFET
is in the process of either turning on or off. Since the load is
inductive, there is no overlap of voltage and current during
the turn on transition, so only the turn off transition is of
significance. The power dissipation may be estimated as
Equation 33:
winding current and the output current. Looking at the 3.3V
output, the peak winding current is Ispk = 10.73A. The
capacitor must store this amount minus the output current of
2.5A, or 8.23A. The RMS ripple current in the 3.3V output
capacitor is about 3.5A RMS . The RMS ripple current in the
1.8V output capacitor is about 1.4A RMS
Voltage deviation on the output during the switching cycle
(ripple and noise) is caused by the change in charge of the
Psw ≈ --- ? Ippk ? Vin ? Tol ? f sw
1
x
(EQ. 33)
output capacitance, the equivalent series resistance (ESR),
and equivalent series inductance (ESL). Each of these
components must be assigned a portion of the total ripple
where Tol is the duration of the overlap period and x ranges
from about 3 to 6 in typical applications and depends on
where the waveforms intersect. This estimate may predict
higher dissipation than is realized because a portion of the
turn off drain current is attributable to the charging of the
device output capacitance (Coss) and is not dissipative
during this portion of the switching cycle.
16
and noise specification. How much to allow for each
contributor is dependent on the capacitor technology used.
FN9237.1
July 11, 2007
相关PDF资料
PDF描述
VE-25Z-EY-F4 CONVERTER MOD DC/DC 2V 20W
UVK2G330MHD CAP ALUM 33UF 400V 20% RADIAL
SPA121M06R CAP ALUM 120UF 6.3V 20% SMD
ISL6558CRZ IC REG CTRLR BUCK PWM 20-QFN
VE-25Z-EY-F2 CONVERTER MOD DC/DC 2V 20W
相关代理商/技术参数
参数描述
ISL6722AABZ-T 功能描述:IC REG CTRLR PWM CM 16-SOIC RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- PWM 型:电流模式 输出数:1 频率 - 最大:275kHz 占空比:50% 电源电压:18 V ~ 110 V 降压:无 升压:无 回扫:无 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:是 工作温度:-40°C ~ 85°C 封装/外壳:8-SOIC(0.154",3.90mm 宽) 包装:带卷 (TR)
ISL6722AARZ 功能描述:IC REG CTRLR BST FLYBK ISO 16QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- PWM 型:电流模式 输出数:1 频率 - 最大:275kHz 占空比:50% 电源电压:18 V ~ 110 V 降压:无 升压:无 回扫:无 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:是 工作温度:-40°C ~ 85°C 封装/外壳:8-SOIC(0.154",3.90mm 宽) 包装:带卷 (TR)
ISL6722AARZ-T 功能描述:IC REG CTRLR BST FLYBK ISO 16QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- PWM 型:电流模式 输出数:1 频率 - 最大:275kHz 占空比:50% 电源电压:18 V ~ 110 V 降压:无 升压:无 回扫:无 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:是 工作温度:-40°C ~ 85°C 封装/外壳:8-SOIC(0.154",3.90mm 宽) 包装:带卷 (TR)
ISL6722AAVZ 功能描述:IC REG CTRLR PWM CM 16-TSSOP RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- PWM 型:电流模式 输出数:1 频率 - 最大:275kHz 占空比:50% 电源电压:18 V ~ 110 V 降压:无 升压:无 回扫:无 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:是 工作温度:-40°C ~ 85°C 封装/外壳:8-SOIC(0.154",3.90mm 宽) 包装:带卷 (TR)
ISL6722AAVZ-T 功能描述:IC REG CTRLR PWM CM 16-TSSOP RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- PWM 型:电流模式 输出数:1 频率 - 最大:275kHz 占空比:50% 电源电压:18 V ~ 110 V 降压:无 升压:无 回扫:无 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:是 工作温度:-40°C ~ 85°C 封装/外壳:8-SOIC(0.154",3.90mm 宽) 包装:带卷 (TR)