- 您现在的位置：买卖IC网 > PDF目录15190 > ISL6741IBZ-T (Intersil)IC REG CTRLR PWM CM 16-SOIC PDF资料下载
参数资料
| 型号： | ISL6741IBZ-T |
| 厂商： | Intersil |
| 文件页数： | 15/28页 |
| 文件大小： | 0K |
| 描述： | IC REG CTRLR PWM CM 16-SOIC |
| 标准包装： | 2,500 |
| PWM 型： | 电流模式 |
| 输出数： | 2 |
| 频率 - 最大： | 2MHz |
| 占空比： | 100% |
| 电源电压： | 9 V ~ 16 V |
| 降压： | 无 |
| 升压： | 无 |
| 回扫： | 无 |
| 反相： | 无 |
| 倍增器： | 无 |
| 除法器： | 无 |
| Cuk： | 无 |
| 隔离： | 无 |
| 工作温度： | -40°C ~ 105°C |
| 封装/外壳： | 16-SOIC（0.154"，3.90mm 宽） |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页当前第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页
ISL6740, ISL6741
P loss ≈ ----------- ? cm ? --------------- = 0.4 ? 1.6 ? --------------------- = 1.28
mW 3 f act 200kHz
f meas
100kHz
W
cm
The abbreviated design process follows:
? Select a core geometry suitable for the application.
Constraints of height, footprint, mounting preference, and
operating environment will affect the choice.
? Determine the turns ratio.
? Select suitable core material(s).
? Select maximum flux density desired for operation.
? Select core size. Core size will be dictated by the capability of
the core structure to store the required energy, the number of
turns that have to be wound, and the wire gauge needed. Often
the window area (the space used for the windings) and power
loss determine the final core size.
? Determine maximum desired flux density. Depending on the
frequency of operation, the core material selected, and the
operating environment, the allowed flux density must be
determined. The decision of what flux density to allow is often
difficult to determine initially. Usually the highest flux density
that produces an acceptable design is used, but often the
winding geometry dictates a larger core than is indicated
based on flux density alone.
? Determine the number of primary turns.
? Select the wire gauge for each winding.
? Determine winding order and insulation requirements.
Ae = 0.62cm 2 or 6.2e -5m 2
Using Faraday’s Law, V = N d Φ /dt, the number of primary turns
can be determined once the maximum flux density is set. An
acceptable Bmax is ultimately determined by the allowable
power dissipation in the ferrite material and is influenced by the
lossiness of the core, core geometry, operating ambient
temperature, and air flow. The TDK datasheet for PC44 material
indicates a core loss factor of ~400mW/cm 3 with a ±2000
gauss 100kHz sinusoidal excitation. The application uses a
235kHz square wave excitation, so no direct comparison
between the application and the data can be made. Interpolation
of the data is required. The core volume is approximately
1.6cm 3 , so the estimated core loss is
3
(EQ. 15)
1.28W of dissipation is significant for a core of this size.
Reducing the flux density to 1200 gauss will reduce the
dissipation by about the same percentage, or 40%. Ultimately,
evaluation of the transformer’s performance in the application
will determine what is acceptable.
From Faraday’s Law and using 1200 gauss peak flux density ( Δ B
= 2400 gauss or 0.24 tesla)
V IN ? T ON
53 ? 2 ? 10
2 ? A e ? Δ B
N = ----------------------------- = ------------------------------------------------------ = 3.56
2 ? 6.2 ? 10
? 0.24
? Verify the design.
– 5
– 6
turns
(EQ. 16)
n SR
Rounding up yields 4 turns for the primary winding. The peak flux
n P
n S
density using 4 turns is ~1100 gauss. From Equation 1, the
number of secondary turns is 2.
n S
n SR
FIGURE 7. TRANSFORMER SCHEMATIC
For this application we have selected a planar structure to
achieve a low profile design. A PQ style core was selected
because of its round center leg cross section, but there are many
suitable core styles available.
The volts/turn for this design ranges from 5.4V at V IN = 43V to
6.6V at V IN = 53V. Therefore, the synchronous rectifier (SR)
windings may be set at 1 turn each with proper FET selection.
Selecting 2 turns for the synchronous rectifier windings would
also be acceptable, but the gate drive losses would increase.
The next step is to determine the equivalent wire gauge for the
planar structure. Since each secondary winding conducts for only
50% of the period, the RMS current is
Since the converter is operating open loop at nearly 100% duty
I RMS = I OUT ? D = 10 ? 0.5 = 7.07
A
(EQ. 17)
cycle, the turns ratio, N, is simply the ratio of the input voltage to
the output voltage divided by 2.
where D is the duty cycle. Since an FR-4 PWB planar winding
V IN 48
V OUT ? 2
12 ? 2
N = ---------------------- = ---------------- = 2
(EQ. 14)
structure was selected, the width of the copper traces is limited
by the window area width, and the number of layers is limited by
the window area height. The PQ core selected has a usable
The factor of 2 divisor is due to the half-bridge topology. Only half
of the input voltage is applied to the primary of the transformer.
A PC44HPQ20/6 “E-Core” plus a PC44PQ20/3 “I-Core” from TDK
were selected for the transformer core. The ferrite material is
PC44.
The core parameter of concern for flux density is the effective
core cross sectional area, Ae. For the PQ core pieces selected:
15
window area width of 0.165 inches. Allowing one turn per layer
and 0.020 inches clearance at the edges allows a maximum
trace width of 0.125 inches. Using 100 circular mils(c.m.)/A as a
guideline for current density, and from Equation 17, 707c.m. are
required for each of the secondary windings (a circular mil is the
area of a circle 0.001 inches in diameter). Converting c.m. to
FN9111.6
December 2, 2011
相关PDF资料 |
PDF描述 |
|---|---|
| ISL6745AUZ-T | IC REG CTRLR PWM VM 10-MSOP |
| ISL6269AIRZ-T | IC REG CTRLR BUCK PWM 16-QFN |
| H2BXG-10112-Y8-ND | JUMPER-H1501TR/A3048Y/X 12" |
| ISL6445IAZ-TK | IC REG CTRLR BUCK PWM CM 24-QSOP |
| H2BXG-10112-W8-ND | JUMPER-H1501TR/A3048W/X 12" |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ISL6741IV | 功能描述:IC REG CTRLR PWM CM 16-TSSOP RoHS:否 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:- 标准包装:2,500 系列:- PWM 型:电流模式 输出数:1 频率 - 最大:500kHz 占空比:100% 电源电压:8.2 V ~ 30 V 降压:无 升压:无 回扫:是 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:是 工作温度:0°C ~ 70°C 封装/外壳:8-DIP（0.300"，7.62mm） 包装:管件 产品目录页面:1316 (CN2011-ZH PDF) |
| ISL6741IV-T | 功能描述:IC REG CTRLR PWM CM 16-TSSOP RoHS:否 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:- 标准包装:2,500 系列:- PWM 型:电流模式 输出数:1 频率 - 最大:500kHz 占空比:100% 电源电压:8.2 V ~ 30 V 降压:无 升压:无 回扫:是 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:是 工作温度:0°C ~ 70°C 封装/外壳:8-DIP（0.300"，7.62mm） 包装:管件 产品目录页面:1316 (CN2011-ZH PDF) |
| ISL6741IVZ | 功能描述:IC REG CTRLR PWM CM 16-TSSOP RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- PWM 型:电流模式 输出数:1 频率 - 最大:275kHz 占空比:50% 电源电压:18 V ~ 110 V 降压:无 升压:无 回扫:无 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:是 工作温度:-40°C ~ 85°C 封装/外壳:8-SOIC（0.154"，3.90mm 宽） 包装:带卷 (TR) |
| ISL6741IVZ-T | 功能描述:IC REG CTRLR PWM CM 16-TSSOP RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- PWM 型:电流模式 输出数:1 频率 - 最大:275kHz 占空比:50% 电源电压:18 V ~ 110 V 降压:无 升压:无 回扫:无 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:是 工作温度:-40°C ~ 85°C 封装/外壳:8-SOIC（0.154"，3.90mm 宽） 包装:带卷 (TR) |
| ISL6742AAZA | 功能描述:IC REG CTRLR PWM CM/VM 16-QSOP RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:- 标准包装:75 系列:- PWM 型:电流模式 输出数:1 频率 - 最大:1MHz 占空比:81% 电源电压:4.3 V ~ 13.5 V 降压:是 升压:是 回扫:是 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:无 工作温度:0°C ~ 70°C 封装/外壳:8-SOIC（0.154"，3.90mm 宽） 包装:管件 产品目录页面:1051 (CN2011-ZH PDF) 其它名称:296-2543-5 |
发布紧急采购，3分钟左右您将得到回复。