参数资料
| 型号： | ISL6884IAZ |
| 厂商： | Intersil |
| 文件页数： | 11/13页 |
| 文件大小： | 0K |
| 描述： | IC CTRLR CCFL BRIGHTNESS 20-SSOP |
| 标准包装： | 580 |
| 显示器类型： | CCFL - 冷色阴极荧光灯 |
| 接口： | I²C |
| 电源电压： | 4.5 V ~ 5.5 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 20-SSOP（0.209"，5.30mm 宽） |
| 供应商设备封装： | 20-SSOP |
| 包装： | 管件 |
ISL6884
I 2 C Bus General Description
Introduction
(Refer to Philips I 2 C Specification, Rev. 2.1)
The I 2 C bus is a 2 wire communication bus for integrated
circuits. I 2 C, I2C or IIC are commonly used instead of the
formal name I nter- I ntegrated- C ircuit bus. The 2 wires are the
SCL ( S erial CL ock) and SDA ( S erial DA ta). All ICs on the
bus are connected to the SCL and SDA lines. SCL and SDA
pins on each device are bidirectional and can act as either
inputs or open drain outputs. Which device is transmitting
and receiving is determined by the bus protocol which will be
described below.
VDD
I2C Slave
Data Validity
The data on the SDA line must be stable during the HIGH
period of the clock. The HIGH or LOW state of the data line
can only change when the clock signal on the SCL line is
LOW. Refer to Figure 2.
SDA
SCL
DATA LINE CHANGE
STABLE OF DATA
DATA VALID ALLOWED
FIGURE 2. DATA VALIDITY
CPU
I2C Master
SCL
control
SDA
control
input
output
input
output
input
output
input
output
SCL
control
SDA
control
I2C Slave
state
machine,
registers,
memory,
etc.
Byte Format
Every byte put on the SDA line must be eight bits long. The
number of bytes that can be transmitted per transfer is
unrestricted. Each byte has to be followed by an
input
output
input
output
SCL
control
SDA
control
state
machine,
registers,
memory,
etc.
acknowledge bit. Data is transferred with the most significant
bit first (MSB).
Acknowledge
to other
slave devices
A typical I 2 C bus system is made of a ‘master ’ that initiates
communication (usually a microprocessor) and one or more
‘slaves’ that respond to commands from the master. Each
slave has a device address. In a typical communication
sequence, the master will initiate communication with a ‘start
condition’ followed by the address of one of the slave
devices. The slave device must acknowledge that it
recognizes its address. After receiving the acknowledge, the
master will transmit one or more bytes of commands and
data. If the slave device is an EEPROM the command is the
address within the EEPROM that is to be read or written. If
data is to be written to the EEPROM the master transmits it
after the command.
The master (microprocessor) puts a resistive HIGH level on
the SDA line during the acknowledge clock pulse (Figure 3).
The peripheral that acknowledges has to pull down (LOW)
the SDA line during the acknowledge clock pulse, so that the
SDA line is stable LOW during this clock pulse. (Of course,
set-up and hold times must also be taken into account.)
The peripheral which has been addressed has to generate
an acknowledge after the reception of each byte, otherwise
the SDA line remains at the HIGH level during the ninth
clock pulse time. In this case, the master transmitter can
generate the STOP information in order to abort the transfer.
SCL
START and STOP Conditions
1
2
8
9
As shown in Figure 1, START condition is a HIGH to LOW
transition of the SDA line while SCL is HIGH.
SDA
MSB
The STOP condition is a LOW to HIGH transition on the SDA
line while SCL is HIGH. A STOP condition must be sent
before each START condition.
SDA
SCL
S
P
START
STOP
CONDITION
CONDITION
FIGURE 1. START AND STOP WAVEFORMS
11
START
ACKNOWLEDGE
FROM SLAVE
FIGURE 3. ACKNOWLEDGE ON THE I 2 C BUS
FN9265.0
March 9, 2006
相关PDF资料 |
PDF描述 |
|---|---|
| ISL78010ANZ | IC REG MULTI-OUTP 32-TQFP |
| ISL78200AVEZ | IC REG BUCK BOOST SYNC 20HTSSOP |
| ISL78205AVEZ | IC REG BUCK SYNC ADJ 20HTSSOP |
| ISL78210ARUZ-T | IC REG MULTI-OUTPUT 32TQFP |
| ISL78211ARZ | IC REG 1PHASE BUCK 40QFN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ISL6884IAZ-T | 功能描述:显示驱动器和控制器 W/ANNEAL BRIGHTNESS CNTRLR FOR CCFL CHIP RoHS:否 制造商:Panasonic Electronic Components 工作电源电压:2.7 V to 5.5 V 最大工作温度: 安装风格:SMD/SMT 封装 / 箱体:QFN-44 封装:Reel |
| ISL6AHPEVAL1 | 功能描述:EVAL BOARD HIP1011D/ISL6118 RoHS:否 类别:编程器，开发系统 >> 评估演示板和套件 系列:- 标准包装:1 系列:PCI Express® (PCIe) 主要目的:接口，收发器，PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要属性:- 次要属性:- 已供物品:板 |
| ISL6E | 制造商:Carlo Gavazzi 功能描述: |
| ISL70001ASEH | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Rad Hard and SEE Hard 6A Synchronous Buck Regulator |
| ISL70001ASEHEV1Z | 制造商:Intersil Corporation 功能描述:ISL70001ASEHEV1Z EVAL BOARD 1 - ROHS COMPLIANT - 48LD C - Bulk |
发布紧急采购，3分钟左右您将得到回复。