参数资料
型号: ISL80112IRAJZ
厂商: Intersil
文件页数: 12/17页
文件大小: 0K
描述: IC REG LDO ADJ 2A 10-DFN
标准包装: 100
稳压器拓扑结构: 正,可调式
输出电压: 0.8 V ~ 3.3 V
输入电压: 1 V ~ 3.6 V
电压 - 压降(标准): 0.053V @ 2A
稳压器数量: 1
电流 - 输出: 2A(最小值)
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 10-VFDFN 裸露焊盘
供应商设备封装: 10-DFN(3x3)
包装: 管件
ISL80111, ISL80112, ISL80113
Typical Operating Performance
T J = +25°C, I LOAD = 0A. (Continued)
3.0
Unless otherwise noted, V IN = 1.8V, V BIAS = 3.3V, V OUT = 1.2V, C IN = C OUT = 10μF,
1000
2.5
2.0
1.5
1.0
0.5
300 lfm
0 lfm
100
10
1
V BIAS = 3.8V
V IN = 1.28V
V OUT = 1V
I OUT = 3A
V BIAS = 5V
V IN = 3.8V
V OUT = 3.3V
I OUT = 3A
0.0
25 30 35 40 45 50 55 60 65 70 75 80 85 105 125
0.1
0.1
1
10 100 1k
10k
100k
TEMPERATURE (°C)
FIGURE 35. CONTINUOUS POWER LIMIT vs AIR TEMP AND FLOW
Functional Description
The ISL80111, ISL80112 and ISL80113 are high-performance,
low-dropout regulators featuring an NMOS pass device. Benefits
of using an NMOS as a pass device include low input voltage,
stability over a wide range of output capacitors, and ultra low
dropout voltage. The ISL80111, ISL80112 and ISL80113 are
ideal for post regulation of switch mode power supplies.
The ISL80111, ISL80112 and ISL80113 also integrate enable,
power-good indicator, current limit protection, and thermal
shutdown functions into a space-saving 3x3 DFN package.
Input Voltage Requirements
The VIN pin provides the high current to the drain of the NMOS
pass transistor. The specified minimum input voltage is 1V and
FREQUENCY (Hz)
FIGURE 36. INPUT VOLTAGE NOISE vs BIAS VOLTAGE
PGOOD pin should not be pulled up to a voltage source greater
than V BIAS . A PGOOD fault can be caused by the output voltage
going below 84% of the nominal output voltage. PGOOD does not
function during thermal shutdown as the V OUT is less than the
minimum regulation voltage during that time.
Output Voltage Selection
An external resistor divider is used to scale the output voltage
relative to the internal reference voltage. This voltage is then fed
back to the error amplifier. The output voltage can be
programmed to any level between 0.8V and 4V. Referring to
Figure 1 the external resistor divider, R 3 and R 4 , is used to set
the output voltage as shown in Equation 1. The recommended
value for R 4 is 500 ? to 1k ? . R 3 is then chosen according to
Equation 2.
V OUT = 0.5V × ? ?
? R 3 ?
R 3 = R 4 × ? ---------------- – 1 ?
dropout voltage for this family of LDOs has been conservatively
specified.
Bias Voltage Requirements
The V BIAS input powers the internal control circuits, reference
voltage, and LDO gate driver. The difference between the V BIAS
voltage and the output voltage must be greater than the V BIAS
dropout voltage specified in the “Electrical Specifications” table
------- + 1
? R 4 ?
V OUT
? 0.5V ?
Current Limit Protection
(EQ. 1)
(EQ. 2)
beginning on Page 4. The minimum V BIAS input is 2.9V.
Enable Operation
The ENABLE turn-on threshold is typically 600mV with a
hysteresis of 100mV. This pin must not be left floating. When this
pin is not used, it must be tied to V BIAS . A 1k ? to 10k ? pull-up
resistor is required for applications that use open collector or
open drain outputs to control the ENABLE pin.
Soft-start Operation
The ISL8011x has an internal 100μs typical soft-start function to
prevent excessive in-rush current during start-up.
Power-good Operation
The PGOOD flag is an open-drain NMOS that can sink up to 10mA
during a fault condition. Applications not using this feature must
connect this pin to ground. The PGOOD pin requires an external
pull-up resistor, which is typically connected to the V OUT pin. The
12
The ISL80111, ISL80112, and ISL80113 incorporate protection
against overcurrent due to a short, overload condition applied to
the output and the in-rush current that occurs at start-up. The
LDO performs as a constant current source when the output
current exceeds the current limit threshold noted in “Electrical
Specifications” on page 4. If the short or overload condition is
removed from V OUT , then the output returns to normal voltage
mode regulation. In the event of an overload condition, the LDO
might begin to cycle on and off due to the die temperature
exceeding the thermal fault condition.
Thermal Fault Protection
If the die temperature exceeds (typically) +160°C, the LDO
output shuts down until the die temperature cools to (typically)
+140°C. The level of power, combined with the thermal
impedance of the package (+48°C/W), determines whether the
junction temperature exceeds the thermal shutdown
temperature.
FN7841.2
November 1, 2013
相关PDF资料
PDF描述
GCB66DHHR-S621 CONN EDGECARD 132POS .050 SOLDER
MIC5310-JGYML TR IC REG LDO 2.5V/1.8V .15A 8-MLF
MIC5321-MFYML TR IC REG LDO 2.8V/1.5V .15A 6-MLF
GCB66DHHR-S578 CONN EDGECARD 132POS .050 SLD
EMM25DTMN-S189 CONN EDGECARD 50POS R/A .156 SLD
相关代理商/技术参数
参数描述
ISL80112IRAJZ-T 功能描述:IC REG LDO ADJ 2A 10-DFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 线性 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 稳压器拓扑结构:正,固定式或可调式 输出电压:3.3V,2.5 V ~ 11 V 输入电压:6.5 V ~ 45 V 电压 - 压降(标准):0.9V @ 400mA 稳压器数量:1 电流 - 输出:400mA(最小) 电流 - 限制(最小):- 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:16-WQFN 裸露焊盘 供应商设备封装:16-TQFN-EP(5x5) 包装:带卷 (TR)
ISL80112IRAJZ-T7A 制造商:Intersil Corporation 功能描述:SINGLE 2A ADJUSTABLE VOUT LDO - 3X3 10LD DFN PB-FREE W/ANNEA - Tape and Reel 制造商:Intersil Corporation 功能描述:IC REG LDO ADJ 2A 10DFN 制造商:INTERSIL 功能描述:ISL80112 Series 1 - 3.6 V Single 2 A Adj. 0.8 - 3.6 Vout LDO - DFN-10 制造商:Intersil 功能描述:Single, 2A, Adj Vout LDO IC
ISL80113EVAL1Z 制造商:Intersil Corporation 功能描述:ISL80113 EVAL BOARD - 10LD DFN - ROHS COMPLIANT - Bulk 制造商:Intersil Corporation 功能描述:BOARD EVAL FOR ISL80113 制造商:Intersil 功能描述:ISL80113 EVAL
ISL80113IRAJZ 功能描述:IC REG LDO ADJ 3A 10-DFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 线性 系列:- 标准包装:1 系列:- 稳压器拓扑结构:正,固定式 输出电压:2.7V 输入电压:最高 5.5V 电压 - 压降(标准):0.21V @ 150mA 稳压器数量:1 电流 - 输出:150mA 电流 - 限制(最小):- 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:SOT-23-5 细型,TSOT-23-5 供应商设备封装:TSOT-23-5 包装:剪切带 (CT) 产品目录页面:1100 (CN2011-ZH PDF) 其它名称:576-1852-1
ISL80113IRAJZ-T 功能描述:IC REG LDO ADJ 3A 10-DFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 线性 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 稳压器拓扑结构:正,固定式或可调式 输出电压:3.3V,2.5 V ~ 11 V 输入电压:6.5 V ~ 45 V 电压 - 压降(标准):0.9V @ 400mA 稳压器数量:1 电流 - 输出:400mA(最小) 电流 - 限制(最小):- 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:16-WQFN 裸露焊盘 供应商设备封装:16-TQFN-EP(5x5) 包装:带卷 (TR)