参数资料
型号: ISPLSI 2064A-80LJN84I
厂商: Lattice Semiconductor Corporation
文件页数: 14/14页
文件大小: 0K
描述: IC PLD ISP 64I/O 15NS 84PLCC
标准包装: 15
系列: ispLSI® 2000A
可编程类型: 系统内可编程
最大延迟时间 tpd(1): 15.0ns
电压电源 - 内部: 4.5 V ~ 5.5 V
逻辑元件/逻辑块数目: 16
宏单元数: 64
门数: 2000
输入/输出数: 64
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 84-LCC(J 形引线)
供应商设备封装: 84-PLCC(29.31x29.31)
包装: 管件
其它名称: ISPLSI2064A-80LJN84I
9
Specifications ispLSI 2064/A
USE
ispLSI
2064E
FOR
NEW
DESIGNS
Pin Description
I/O 0 - I/O 3
I/O 4 - I/O 7
I/O 8 - I/O 11
I/O 12 - I/O 15
I/O 16 - I/O 19
I/O 20 - I/O 23
I/O 24 - I/O 27
I/O 28 - I/O 31
I/O 32 - I/O 35
I/O 36 - I/O 39
I/O 40 - I/O 43
I/O 44 - I/O 47
I/O 48 - I/O 51
I/O 52 - I/O 55
I/O 56 - I/O 59
I/O 60 - I/O 63
NAME
DESCRIPTION
1. NC pins are not to be connected to any active signals, VCC or GND.
2. Pins have dual function capability.
Table 2-0002A-08isp/2064
PLCC PIN NUMBERS
Input — Dedicated in-system programming enable pin. This pin is brought low to
enable the programming mode. When low, the MODE, SDI, SDO and SCLK
controls become active.
Input — This pin performs two functions. When
ispEN is logic low, it functions
as an input pin to load programming data into the device. SDI/IN 0 also is used
as one of the two control pins for the ISP state machine. When
ispEN is high, it
functions as a dedicated pin input.
Input — This pin performs two functions. When
ispEN is logic low, it functions
as a pin to control the operation of the ISP state machine. When
ispEN is high,
it functions as a dedicated input pin.
Output/Input — This pin performs two functions. When
ispEN is logic low, it
functions as an output pin to read serial shift register data. When
ispEN is high,
it functions as a dedicated input pin.
Input — This pin performs two functions. When
ispEN is logic low, it functions
as a clock pin for the Serial Shift Register. When
ispEN is high, it functions as
a dedicated input pin.
No Connect
NC1
VCC
21,
65
GND
1,
SDO/IN 22
44
MODE/ IN 12
42
SDI/ IN 02
25
ispEN
23
RESET
24
SCLK/IN 32
61
22,
43,
64
Y0, Y1, Y2
20,
66,
GOE 0, GOE 1
67,
84
63
Input/Output Pins — These are the general purpose I/O pins used by the logic
array.
Global Output Enable input pins.
Dedicated Clock input. This clock input is connected to one of the clock inputs of
all the GLBs in the device.
Active Low (0) Reset pin which resets all registers in the device.
Ground (GND)
Vcc
26,
27,
28,
29,
30,
31,
32,
33,
34,
35,
36,
37,
38,
39,
40,
41,
2,
19,
62
45,
46,
47,
48,
49,
50,
51,
52,
53,
54,
55,
56,
57,
58,
59,
60,
68,
69,
70,
71,
72,
73,
74,
75,
76,
77,
78,
79,
80,
81,
82,
83,
3,
4,
5,
6,
7,
8,
9,
10,
11,
12,
13,
14,
15,
16,
17,
18
Select
devices
have
been
discontinued.
See
Ordering
Information
section
for
product
status.
相关PDF资料
PDF描述
RBC15DRTS CONN EDGECARD 30POS DIP .100 SLD
VE-B7X-CY-F3 CONVERTER MOD DC/DC 5.2V 50W
TAP224M050CRW CAP TANT 0.22UF 50V 20% RADIAL
VE-B7X-CY-F2 CONVERTER MOD DC/DC 5.2V 50W
RMM40DRSI CONN EDGECARD 80POS DIP .156 SLD
相关代理商/技术参数
参数描述
ispLSI2064A-80LJN84I 功能描述:CPLD - 复杂可编程逻辑器件 USE ispMACH 4000V RoHS:否 制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100
ispLSI2064A-80LT100 功能描述:CPLD - 复杂可编程逻辑器件 USE ispMACH 4000V RoHS:否 制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100
ispLSI2064A-80LT100I 功能描述:CPLD - 复杂可编程逻辑器件 USE ispMACH 4000V RoHS:否 制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100
ispLSI2064A-80LTN100 功能描述:CPLD - 复杂可编程逻辑器件 USE ispMACH 4000V RoHS:否 制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100
ispLSI2064A-80LTN100I 功能描述:CPLD - 复杂可编程逻辑器件 USE ispMACH 4000V RoHS:否 制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100