参数资料
型号: ISPNANO S3 KIT
厂商: Equinox Technologies
文件页数: 100/134页
文件大小: 0K
描述: ISP PORTABLE PROGRAMMER
标准包装: 1
类型: 便携式 ISP
适用于相关产品: ATMEL AT90S、AT90CAN、AT90USB、ATtiny、ATmega、AT91SAM7xx、Zensys Z-Wave、24xxx 系列 EEPROM
所含物品: 编程器,线缆,电源
其它名称: 483-1022
ISPNANO S3 KIT-ND
Q5595084
T1310537
1.2 Target ISP Port – connector pin-out
The ‘Target ISP Connector’ port features all the signals required to implement In-System
Programming (ISP) of a Target IC using the SPI, JTAG, I2C, XMEGA PDI, ATtiny TPI or UART
interface. This connector also features the programmable “Target Vcc” and “Target Vpp” voltages
plus a switched “EXTERNAL Vcc” supply.
The illustration below shows the location of the ‘Target ISP Connector’ port on the rear panel of the
programmer.
‘Target ISP Connector’ port
The connector is a 16-pin bump-polarised IDC
connector with 0.1” pin spacing.
Pin 1 is the top right pin as shown in the diagram
opposite.
The pin-out of this connector is detailed in the table below.
Pin
No
Programmer
Pin name
I/O
Connect to
pin on
Notes
Target System
1+2
TARGET_VCC
P
TARGET_VCC
Target VCC
This pin should be connected to the
Target System Vcc.
3+4
TARGET_EXT_VCC P
See notes.
Target External VCC
This pin should be connected to the
Target System Vcc.
Only use this pin if the “External
Target Vcc” is to be switched to
the “Target Vcc”
5+6
PROG_GND
P
Signal GROUND (0V)
Signal Ground Connection (1)
0V to which the programmer JTAG,
SPI, I2C signal lines are referenced
to.
7a
7b
7c
8a
I2C_SCL
XMEGA_PDI_CLK
ATTINY_TPI_CLK
I2C_SDA
I/O
O
O
I/O
?
?
?
?
I2C SCL
RESET
TPI_CLK
I2C SDA
?
?
?
?
I2C SCL clock signal
XMEGA CLOCK Signal
ATtiny CLOCK Signal
I2C SDA data signal
8b
8c
XMEGA_PDI_DATA I/O
ATTINY_TPI_DATA I/O
?
?
TEST (PDI_DATA)
TPI_DATA
?
?
XMEGA DATA Signal
ATtiny DATA Signal
ISPnano Series Programmer - User Manual – V1.11 – 12 May 2011
84
th
相关PDF资料
PDF描述
IX2127N IC HIGH SIDE DRIVER 8SOIC
IX2R11S3T/R IC DRVR HALF BRIDGE 2A 16-SOIC
IX4R11S3T/R IC DRVR HALF BRIDGE 4A 16-SOIC
IX6R11S6T/R IC DRVR HALF BRIDGE 4A 18-SOIC
IXA531S10T/R IC BRIDGE DRVR 3PH 500MA 48-MLP
相关代理商/技术参数
参数描述
ISPNANO-UPG10AR 功能描述:ISP NANO RUN TIME LICENSE RoHS:否 类别:编程器,开发系统 >> 知识产权 (IP) 系列:* 标准包装:1 系列:Nios®II 类型:Nios II 功能:C 到硬件编译器 许可证:初始许可证
ISPNANO-UPG18 功能描述:ISP PORTABLE PROGRAMMER USB RoHS:是 类别:编程器,开发系统 >> 软件 系列:* 标准包装:1 系列:ISE® 设计套件 类型:订阅 适用于相关产品:Xilinx FPGAs 其它名称:Q4986209T1081384
ISPNANO-UPG7 功能描述:JTAG ISP UPGRADE FOR ATMEL AVR RoHS:否 类别:编程器,开发系统 >> 知识产权 (IP) 系列:* 标准包装:1 系列:Nios®II 类型:Nios II 功能:C 到硬件编译器 许可证:初始许可证
ISPN-UPG10M 功能描述:ISP PORTABLE PROGRAMMER USB RoHS:是 类别:编程器,开发系统 >> 软件 系列:- 标准包装:1 系列:ISE® 设计套件 类型:订阅 适用于相关产品:Xilinx FPGAs 其它名称:Q4986209T1081384
ISPPAC10 制造商:LATTICE 制造商全称:Lattice Semiconductor 功能描述:In-System Programmable Analog Circuit