参数资料
型号: IV80C32-L16R
厂商: ATMEL CORP
元件分类: 微控制器/微处理器
英文描述: 8-BIT, 16 MHz, MICROCONTROLLER, PQFP44
封装: 1.40 MM HEIGHT, VQFP-44
文件页数: 44/109页
文件大小: 10824K
代理商: IV80C32-L16R
288
7593L–AVR–09/12
AT90USB64/128
24.7
USB reset
The USB controller sends a USB Reset when the firmware set the RESET bit. The RSTI bit is
set by hardware when the USB Reset has been sent. This triggers an interrupt if the RSTE has
been set.
When a USB Reset has been sent, all the Pipe configuration and the memory allocation are
reset. The General Host interrupt enable register is left unchanged.
If the bus was previously in suspend mode (SOFEN = 0), the USB controller automatically
switches to the resume mode (HWUPI is set) and the SOFEN bit is set by hardware in order to
generate SOF immediately after the USB Reset.
24.8
Address setup
Once the Device has answer to the first Host requests with the default address (0), the Host
assigns a new address to the device. The Host controller has to send a USB reset to the device
and perform a SET ADDRESS control request, with the new address to be used by the Device.
This control request ended, the firmware write the new address into the UHADDR register. All
following requests, on every Pipes, will be performed using this new address.
When the Host controller send a USB reset, the UHADDR register is reset by hardware and the
following Host requests will be performed using the default address (0).
24.9
Remote wake-up detection
The Host Controller enters in Suspend mode when clearing the SOFEN bit. No more Start Of
Frame is sent on the USB bus and the USB Device enters in Suspend mode 3ms later.
The Device awakes the Host Controller by sending an Upstream Resume (Remote Wake-Up
feature). The Host Controller detects a non-idle state on the USB bus and set the HWUPI bit. If
the non-Idle correspond to an Upstream Resume (K state), the RXRSMI bit is set by hardware.
The firmware has to generate a downstream resume within 1ms and for at least 20ms by setting
the RESUME bit.
Once the downstream Resume has been generated, the SOFEN bit is automatically set by hard-
ware in order to generate SOF immediately after the USB resume.
24.10 USB pipe reset
The firmware can reset a Pipe using the pipe reset register. The configuration of the pipe and
the data toggle remains unchanged. Only the bank management and the status bits are reset to
their initial values.
To completely reset a Pipe, the firmware has to disable and then enable the pipe.
24.11 Pipe data access
In order to read or to write into the Pipe Fifo, the CPU selects the Pipe number with the UPNUM
register and performs read or write action on the UPDATX register.
Host
Ready
Host
Suspend
SOFE=1
or HWUP=1
SOFE=0
相关PDF资料
PDF描述
IQ80C52TXXX-L16D 8-BIT, MROM, 16 MHz, MICROCONTROLLER, CQFP44
IR80C52TXXX-20R 8-BIT, MROM, 20 MHz, MICROCONTROLLER, CQCC44
IV80C52EXXX-20R 8-BIT, MROM, 20 MHz, MICROCONTROLLER, PQFP44
IP80C32E-25D 8-BIT, 25 MHz, MICROCONTROLLER, PDIP40
IF280C52XXX-30D 8-BIT, MROM, 30 MHz, MICROCONTROLLER, PQFP44
相关代理商/技术参数
参数描述
IV80C51-12 制造商:未知厂家 制造商全称:未知厂家 功能描述:8-Bit Microcontroller
IV80C51-16 制造商:未知厂家 制造商全称:未知厂家 功能描述:8-Bit Microcontroller
IV80C51-20 制造商:未知厂家 制造商全称:未知厂家 功能描述:8-Bit Microcontroller
IV80C51-25 制造商:未知厂家 制造商全称:未知厂家 功能描述:8-Bit Microcontroller
IV80C51-30 制造商:未知厂家 制造商全称:未知厂家 功能描述:8-Bit Microcontroller