- 您现在的位置：买卖IC网 > PDF目录79605 > IV80C32-L16R (ATMEL CORP) 8-BIT, 16 MHz, MICROCONTROLLER, PQFP44 PDF资料下载
参数资料
| 型号： | IV80C32-L16R |
| 厂商： | ATMEL CORP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 8-BIT, 16 MHz, MICROCONTROLLER, PQFP44 |
| 封装： | 1.40 MM HEIGHT, VQFP-44 |
| 文件页数： | 99/109页 |
| 文件大小： | 10824K |
| 代理商： | IV80C32-L16R |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页当前第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页
75
ATtiny20 [DATASHEET]
8235E–AVR–03/2013
11.9.7 TIFR – Timer/Counter Interrupt Flag Register
Bit 6 – Res: Reserved Bit
This bit is reserved and will always read as zero.
Bit 2 – OCF0B: Output Compare Flag 0 B
The OCF0B bit is set when a Compare Match occurs between the Timer/Counter and the data in OCR0B – Output
Compare Register0 B. OCF0B is cleared by hardware when executing the corresponding interrupt handling vector.
Alternatively, OCF0B is cleared by writing a logic one to the flag. When the I-bit in SREG, OCIE0B (Timer/Counter
Compare B Match Interrupt Enable), and OCF0B are set, the Timer/Counter Compare Match Interrupt is executed.
Bit 1 – OCF0A: Output Compare Flag 0 A
The OCF0A bit is set when a Compare Match occurs between the Timer/Counter0 and the data in OCR0A – Output
Compare Register0. OCF0A is cleared by hardware when executing the corresponding interrupt handling vector.
Alternatively, OCF0A is cleared by writing a logic one to the flag. When the I-bit in SREG, OCIE0A (Timer/Counter0
Compare Match Interrupt Enable), and OCF0A are set, the Timer/Counter0 Compare Match Interrupt is executed.
Bit 0 – TOV0: Timer/Counter0 Overflow Flag
The bit TOV0 is set when an overflow occurs in Timer/Counter0. TOV0 is cleared by hardware when executing the
corresponding interrupt handling vector. Alternatively, TOV0 is cleared by writing a logic one to the flag. When the SREG
I-bit, TOIE0 (Timer/Counter0 Overflow Interrupt Enable), and TOV0 are set, the Timer/Counter0 Overflow interrupt is
executed.
The setting of this flag is dependent of the WGM0[2:0] bit setting. See Table 11-8 on page 72 and Table 12-5 on page 98.
Bit
76543210
ICF1
–
OCF1B
OCF1A
TOV1
OCF0B
OCF0A
TOV0
TIFR
Read/Write
R/W
R
R/W
Initial Value
00000000
相关PDF资料 |
PDF描述 |
|---|---|
| IQ80C52TXXX-L16D | 8-BIT, MROM, 16 MHz, MICROCONTROLLER, CQFP44 |
| IR80C52TXXX-20R | 8-BIT, MROM, 20 MHz, MICROCONTROLLER, CQCC44 |
| IV80C52EXXX-20R | 8-BIT, MROM, 20 MHz, MICROCONTROLLER, PQFP44 |
| IP80C32E-25D | 8-BIT, 25 MHz, MICROCONTROLLER, PDIP40 |
| IF280C52XXX-30D | 8-BIT, MROM, 30 MHz, MICROCONTROLLER, PQFP44 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IV80C51-12 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:8-Bit Microcontroller |
| IV80C51-16 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:8-Bit Microcontroller |
| IV80C51-20 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:8-Bit Microcontroller |
| IV80C51-25 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:8-Bit Microcontroller |
| IV80C51-30 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:8-Bit Microcontroller |
发布紧急采购，3分钟左右您将得到回复。