参数资料
| 型号： | IXDP610PI |
| 厂商： | IXYS |
| 文件页数： | 2/8页 |
| 文件大小： | 0K |
| 描述： | IC PWM CTRL BUS DIGITAL 18-PDIP |
| 标准包装： | 21 |
| 应用： | PWM 电机控制器 |
| 接口： | 微处理器 |
| 电源电压： | 4.5 V ~ 5.5 V |
| 封装/外壳： | 18-DIP（0.300"，7.62mm） |
| 供应商设备封装： | 18-DIP |
| 包装： | 管件 |
| 安装类型： | 通孔 |
2001 IXYS/DEI All rights reserved
2
IXDP 610
Symbol
Definition
Maximum Ratings
Operating Range
min. max.
V
CC
Supply voltage
4.5
5.5
V
T
A
Operating free air temperature
-40
85
°C
Symbol
Definition/Condition
Characteristic Values
(Over operating range, unless otherwise specified)
min.
typ.
max.
V
IH(CMOS)
Input High Voltage
ODIS
3.8
V
CC +0.3 V
V
IL(CMOS)
Input Low Voltage
ODIS
-0.3
1.2
V
V
H
Input Hysteresis
ODIS
0.3
0.5
V
V
OH
Output High Voltage OUT1 I
OH = -20 mA
2.4
V
OUT2
V
OL
Output Low Voltage OUT1 I
OL = 20 mA
0.4
V
OUT2
V
IH(TTL)
Input High Voltage
All Inputs
2.0
V
CC +0.3 V
Except ODIS
V
IL(TTL)
Input Low Voltage
All Inputs
-0.3
0.8
V
Except ODIS
I
LI
Input Leakage
All Inputs
-10
-0.1
10
A
Current
0 < V
I < VCC
I
CC
Power Supply
f
CLK = 5 MHz
3.5
10 mA
Current
V
IH = VCC or 0
Symbol
Definition/Condition
Characteristic Values
(T
A = 25°C, VCC = 5 V ± 10 %, C1 = 50 pF)
No. see
-40...85
°C
Fig. 3-6
typ.
min. max.
1t
AVWL
SEL Stable to WR Low
5
ns
2t
WHAX
SEL Stable after WR High
10
ns
3t
SLWL
CS Low to WR Low
5
ns
4t
WHSH
CS High after WR High
5
ns
5t
WLWH
WR Pulse Width
8
20
ns
6t
DVWH
Data Valid to WR High
5
ns
7t
WHDX
Data Held after WR High
10
20
ns
8f
CLK
Clock Frequency
50*
050* MHz
9t
CLCH
Clock Pulse Duration Low
12.5
ns
t
CHCL
High
12.5
ns
10 t
CHOV
CLK to Output when
5+T
CLK**
5
5+T
CLK
ns
Writing to PW latch
11 t
ODLOL
ODIS Low to Output Low
20
50
ns
12 t
WHOL
WR High to Output Low
30
60
ns
When Writing Stop to the
Control latch
13 t
RLRH
RST Low Time
50
ns
* Output will change 1 rising CLOCK edge +5ns after WR (see Fig. 6)
** T
clk = 1/fclk
Numbers in the Fig. 3 to 6 corres-
ponding to the time values on the
bottom left of this page.
Fig. 3 Write operation timing diagram
Fig. 4 Output disable to outputs off
timing
Fig. 5 Stop to outputs off timing
Fig. 6 CLOCK to output when writing
to PW latch
OUT 1 or OUT2
WR
OUT1
OUT2
1
8
10
<5ns
9
23
CLK
WR
相关PDF资料 |
PDF描述 |
|---|---|
| IXDP631PI | IC GENERATOR DGTL DEADTIME 8PDIP |
| JLC1562BFG | IC I/O EXPANDER I2C 8B 16SOEIAJ |
| KMC68EN302AG25BT | IC MPU QUICC 25MHZ 144-LQFP |
| KMC68LC302AF25CT | IC MPU QUICC 25MHZ 100-TQFP |
| KMC7448THX1400ND | IC MPU 128BIT 1400MHZ 360-FCCBGA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IXDP610PM | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Analog IC |
| IXDP630 | 制造商:IXYS 制造商全称:IXYS Corporation 功能描述:Inverter Interface and Digital Deadtime Generator for 3-Phase PWM Controls |
| IXDP630PC | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Analog Delay Circuit |
| IXDP630PI | 功能描述:马达/运动/点火控制器和驱动器 Invrtr Intrfac/Digtl Deadtime Generator RoHS:否 制造商:STMicroelectronics 产品:Stepper Motor Controllers / Drivers 类型:2 Phase Stepper Motor Driver 工作电源电压:8 V to 45 V 电源电流:0.5 mA 工作温度:- 25 C to + 125 C 安装风格:SMD/SMT 封装 / 箱体:HTSSOP-28 封装:Tube |
| IXDP631 | 制造商:IXYS 制造商全称:IXYS Corporation 功能描述:Inverter Interface and Digital Deadtime Generator for 3-Phase PWM Controls |
发布紧急采购，3分钟左右您将得到回复。