参数资料
| 型号： | KAD2710C-27Q68 |
| 厂商： | Intersil |
| 文件页数： | 7/16页 |
| 文件大小： | 0K |
| 描述： | IC ADC 10BIT 275MSPS PAR 68-QFN |
| 产品培训模块： | High-Speed Analog-to-Digital Converters |
| 标准包装： | 1 |
| 系列： | FemtoCharge™ |
| 位数： | 10 |
| 采样率（每秒）： | 275M |
| 数据接口： | 并联 |
| 转换器数目： | 1 |
| 功率耗散（最大）： | 294mW |
| 电压电源： | 单电源 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 68-VFQFN 裸露焊盘 |
| 供应商设备封装： | 68-QFN（10x10） |
| 包装： | 托盘 |
| 输入数目和类型： | 1 个差分，单极 |
15
FN6814.0
December 5, 2008
Layout Considerations
Split Ground and Power Planes
Data converters operating at high sampling frequencies
require extra care in PC board layout. If analog and digital
ground planes are separate, analog supply and ground
planes should be laid out under signal and clock inputs and
digital planes under outputs and logic pins. Grounds should
be joined under the chip.
Clock Input Considerations
Use matched transmission lines to the inputs for the analog
input and clock signals. Locate transformers, drivers and
terminations as close to the chip as possible.
Bypass and Filtering
Bulk capacitors should have low equivalent series
resistance. Tantalum is recommended. Keep ceramic
bypass capacitors very close to device pins. Longer traces
will increase inductance, resulting in diminished dynamic
performance and accuracy. Make sure that connections to
ground are direct, and low impedance.
LVCMOS Outputs
Output traces and connections must be designed for 50
Ω
characteristic impedance. Keep trace lengths equal, and
minimize bends where possible. Avoid crossing ground and
power-plane breaks with signal traces.
Unused Inputs
The RST and 2SC inputs are internally pulled up, and can be
left open-circuit if not used.
CLKDIV is internally pulled low, which divides the input clock
by two.
VREFSEL must be held low for internal reference, but can
be left open for external reference.
Definitions
Analog Input Bandwidth is the analog input frequency at
which the spectral output power at the fundamental
frequency (as determined by FFT analysis) is reduced by
3dB from its full-scale low-frequency value. This is also
referred to as Full Power Bandwidth.
Aperture Delay or Sampling Delay is the time required
after the rise of the clock input for the sampling switch to
open, at which time the signal is held for conversion.
Aperture Jitter is the RMS variation in aperture delay for a
set of samples.
Clock Duty Cycle is the ratio of the time the clock wave is at
logic high to the total time of one clock period.
Differential Non-Linearity (DNL) is the deviation of any
code width from an ideal 1 LSB step.
Effective Number of Bits (ENOB) is an alternate method of
specifying Signal to Noise-and-Distortion Ratio (SINAD). In
dB, it is calculated as: ENOB = (SINAD - 1.76)/6.02
Gain Error is the ratio of the difference between the voltages
that cause the lowest and highest code transitions to the
full-scale voltage (less 2 LSB). It is typically expressed in
percent.
Integral Non-Linearity (INL) is the deviation of each
individual code from a line drawn from negative full-scale
(1/2 LSB below the first code transition) through positive
full-scale (1/2 LSB above the last code transition). The
deviation of any given code from this line is measured from
the center of that code.
Least Significant Bit (LSB) is the bit that has the smallest
value or weight in a digital word. Its value in terms of input
voltage is VFS/(2
N - 1) where N is the resolution in bits.
Missing Codes are output codes that are skipped and will
never appear at the ADC output. These codes cannot be
reached with any input value.
Most Significant Bit (MSB) is the bit that has the largest
value or weight.
Pipeline Delay is the number of clock cycles between the
initiation of a conversion and the appearance at the output
pins of the data.
Power Supply Rejection Ratio (PSRR) is the ratio of a
change in input voltage necessary to correct a change in
output code that results from a change in power supply
voltage.
Signal to Noise-and-Distortion (SINAD) is the ratio of the
RMS signal amplitude to the RMS sum of all other spectral
components below one half the clock frequency, including
harmonics but excluding DC.
Signal-to-Noise Ratio (SNR) (without Harmonics) is the
ratio of the RMS signal amplitude to the RMS sum of all
other spectral components below one-half the sampling
frequency, excluding harmonics and DC.
SNR and SINAD are either given in units of dBc (dB to
carrier) when the power level of the fundamental is used as
the reference, or dBFS (dB to full scale) when the
converter’s full-scale input power is used as the reference.
Spurious-Free-Dynamic Range (SFDR) is the ratio of the
RMS signal amplitude to the RMS value of the peak spurious
spectral component. The peak spurious spectral component
may or may not be a harmonic.
Two-Tone SFDR is the ratio of the RMS value of the lowest
power input tone to the RMS value of the peak spurious
component, which may or may not be an IMD product.
KAD2710C
相关PDF资料 |
PDF描述 |
|---|---|
| KAD2710L-21Q68 | IC ADC 10BIT 210MSPS SGL 68-QFN |
| KAD5510P-25Q48 | IC ADC 10BIT CMOS 250MSPS 48QFN |
| KAD5510P-50Q72 | IC ADC 10BIT 500MSPS SGL 72-QFN |
| KAD5512HP-17Q72 | IC ADC 12BIT 170MSPS SGL 72-QFN |
| KAD5512P-17Q72 | IC ADC 12BIT 170MSPS SGL 72-QFN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| KAD2710L | 制造商:未知厂家 制造商全称:未知厂家 功能描述:10-Bit, 275MSPS Analog-to-Digital Converter |
| KAD2710L-10Q68 | 功能描述:IC ADC 10BIT 105MSPS SGL 68-QFN RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:FemtoCharge™ 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:250 系列:- 位数:12 采样率（每秒）:1.8M 数据接口:并联 转换器数目:1 功率耗散（最大）:1.82W 电压电源:模拟和数字 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-LQFP 供应商设备封装:48-LQFP（7x7） 包装:管件 输入数目和类型:2 个单端，单极 |
| KAD2710L-17Q68 | 功能描述:IC ADC 10BIT 170MSPS SGL 68-QFN RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:FemtoCharge™ 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- 位数:10 采样率（每秒）:357k 数据接口:DSP，MICROWIRE?，QSPI?，串行，SPI? 转换器数目:1 功率耗散（最大）:830µW 电压电源:单电源 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:10-WFDFN 裸露焊盘 供应商设备封装:10-TDFN-EP（3x3） 包装:剪切带 (CT) 输入数目和类型:2 个单端，单极；2 个单端，双极；1 个差分，单极；1 个差分，双极 产品目录页面:1396 (CN2011-ZH PDF) 其它名称:MAX1395ETB+TCT |
| KAD2710L-21Q68 | 功能描述:IC ADC 10BIT 210MSPS SGL 68-QFN RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:FemtoCharge™ 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:250 系列:- 位数:12 采样率（每秒）:1.8M 数据接口:并联 转换器数目:1 功率耗散（最大）:1.82W 电压电源:模拟和数字 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-LQFP 供应商设备封装:48-LQFP（7x7） 包装:管件 输入数目和类型:2 个单端，单极 |
| KAD2710L-27Q68 | 功能描述:IC ADC 10BIT 275MSPS SGL 68-QFN RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:FemtoCharge™ 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- 位数:10 采样率（每秒）:357k 数据接口:DSP，MICROWIRE?，QSPI?，串行，SPI? 转换器数目:1 功率耗散（最大）:830µW 电压电源:单电源 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:10-WFDFN 裸露焊盘 供应商设备封装:10-TDFN-EP（3x3） 包装:剪切带 (CT) 输入数目和类型:2 个单端，单极；2 个单端，双极；1 个差分，单极；1 个差分，双极 产品目录页面:1396 (CN2011-ZH PDF) 其它名称:MAX1395ETB+TCT |
发布紧急采购，3分钟左右您将得到回复。