- 您现在的位置：买卖IC网 > PDF目录16447 > KIT33975AEWEVBE (Freescale Semiconductor)KIT EVALUATION FOR MC33975 PDF资料下载
参数资料
| 型号： | KIT33975AEWEVBE |
| 厂商： | Freescale Semiconductor |
| 文件页数： | 2/32页 |
| 文件大小： | 0K |
| 描述： | KIT EVALUATION FOR MC33975 |
| 标准包装： | 1 |
| 主要目的： | 接口，开关探测 |
| 嵌入式： | 否 |
| 已用 IC / 零件： | MC33975 |
| 主要属性： | 8 可编程输入（电池开关或接地开关） |
| 次要属性： | 14 开关至接地输入 |
| 已供物品： | 板，CD |
第1页当前第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页
Analog Integrated Circuit Device Data
10
Freescale Semiconductor
33975
ELECTRICAL CHARACTERISTICS
DYNAMIC ELECTRICAL CHARACTERISTICS
Pulse Wetting Current Time
tPULSE(ON)
15
16
22
ms
Interrupt Delay Time
Normal Mode
tINT-DLY
–
5.0
16
s
Sleep Mode Switch Scan Time
tSCAN
100
200
300
s
Calibrated Scan Timer Accuracy
Sleep Mode
tSCAN TIMER
–
10
%
Calibrated Interrupt Timer Accuracy
Sleep Mode
tINT TIMER
–
10
%
DIGITAL INTERFACE TIMING(13)
Required Low State Duration on VPWR for Reset(14)
VPWR 0.2V
tRESET
–
10
s
Falling Edge of CS to Rising Edge of SCLK
Required Setup Time
tLEAD
100
–
ns
Falling Edge of SCLK to Rising Edge of CS
Required Setup Time
tLAG
50
–
ns
SI to Falling Edge of SCLK
Required Setup Time
tSI(SU)
16
–
ns
Falling Edge of SCLK to SI
Required Hold Time
tSI(HOLD)
20
–
ns
SI, CS, SCLK Signal Rise Time(15)
tR(SI)
–
5.0
–
ns
SI, CS, SCLK Signal Fall Time(15)
tF(SI)
–
5.0
–
ns
Time from Falling Edge of CS to SO Low Impedance(16)
tSO(EN)
–
55
ns
Time from Rising Edge of CS to SO High Impedance(17)
tSO(DIS)
–
55
ns
Time from Rising Edge of SCLK to SO Data Valid(18)
tVALID
–
25
55
ns
Notes
13.
These parameters are guaranteed by design. Production test equipment uses 4.16 MHz, 5.0V SPI interface.
14.
This parameter is guaranteed by design but not production tested.
15.
Rise and Fall time of incoming SI, CS, and SCLK signals suggested for design consideration to prevent the occurrence of double pulsing.
16.
Time required for valid output status data to be available on the SO pin.
17.
Time required for output states data to be terminated at the SO pin.
18.
Time required to obtain valid data out from SO following the rise of SCLK with a 200pF load.
Table 5. Dynamic Electrical Characteristics
Characteristics noted under conditions of 3.0V
VDD 5.5V, 8.0V VPWR 28V, -40C TC 125C, unless otherwise noted.
Where applicable, typical values reflect the parameter’s approximate average value with VPWR = 13 V, TA = 25C.
Characteristic
Symbol
Min
Typ
Max
Unit
相关PDF资料 |
PDF描述 |
|---|---|
| M3WWK-1006J | IDC CABLE - MPL10K/MC10G/MPL10K |
| 608037-000 | SHIELD TERMINATOR SOLDER SLEEVE |
| L-15W56NKV4E | WIREWOUND INDUCTOR 56NH 0805 |
| M3KKK-1006J | IDC CABLE - MPK10K/MC10G/MPK10K |
| RBB20DHLN | CONN EDGECARD 40POS DIP .050 SLD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| KIT33982CEVBE | 功能描述:电源管理IC开发工具 2.0 M HIGH-SIDE SW RoHS:否 制造商:Maxim Integrated 产品:Evaluation Kits 类型:Battery Management 工具用于评估:MAX17710GB 输入电压: 输出电压:1.8 V |
| KIT33982PNAEVB | 功能描述:电源管理IC开发工具 SPSS HIGH-SIDE SWTCH RoHS:否 制造商:Maxim Integrated 产品:Evaluation Kits 类型:Battery Management 工具用于评估:MAX17710GB 输入电压: 输出电压:1.8 V |
| KIT33984CEVBE | 功能描述:电源管理IC开发工具 4.0 M HIGH-SIDE SW RoHS:否 制造商:Maxim Integrated 产品:Evaluation Kits 类型:Battery Management 工具用于评估:MAX17710GB 输入电压: 输出电压:1.8 V |
| KIT33984PNAEVB | 功能描述:电源管理IC开发工具 33984 - SPD4 EVAL KIT RoHS:否 制造商:Maxim Integrated 产品:Evaluation Kits 类型:Battery Management 工具用于评估:MAX17710GB 输入电压: 输出电压:1.8 V |
| KIT33988CEVBE | 功能描述:电源管理IC开发工具 HIGH SIDE SWITCH (8.0M) RoHS:否 制造商:Maxim Integrated 产品:Evaluation Kits 类型:Battery Management 工具用于评估:MAX17710GB 输入电压: 输出电压:1.8 V |
发布紧急采购，3分钟左右您将得到回复。